Welcome![Sign In][Sign Up]
Location:
Search - ACS VHDL

Search list

[ELanguageacs

Description: 卷积码的解码所用到的加比选模块 很有用 可直接引用-Decoding convolutional codes by using the plus selection module can be directly useful to quote
Platform: | Size: 2048 | Author: 李俊 | Hits:

[OtherATA8

Description:
Platform: | Size: 3230720 | Author: hhl | Hits:

[VHDL-FPGA-Verilogviterbi

Description: 硬判决viterbi译码的硬件实现,通过verilog语言。采用回溯的方法。回溯深度为16.-Hard decision viterbi decoding in hardware, through the verilog language. A retrospective approach. Back depth is 16.
Platform: | Size: 92160 | Author: Fengxiaodong | Hits:

CodeBus www.codebus.net