Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - CDR hdl

Search list

[VHDL-FPGA-Verilog] auk_sdsdi

Description: 用于FPGA设计的代码（Verilog代码），在FPGA设计中的高速串并转换，时钟提取，对齐处理等功能-for FPGA design ,written by Verilog HDL the functions include SERDES , CDR and so on
Platform: | Size: 229376 | Author: 龙珠 | Hits:

CodeBus www.codebus.net