Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - Finite State Machine VHDL

Search list

[Other] VerilogandVHDL

Description: Verilog and VHDL状态机设计，英文pdf格式 State machine design techniques for Verilog and VHDL Abstract : Designing a synchronous finite state Another way of organizing a state machine (FSM) is a common task for a digital logic only one logic block as shown in engineer. This paper will discuss a variety of issues regarding FSM design using Synopsys Design Compiler . Verilog and VHDL coding styles will be 2.0 Basic HDL coding presented. Different methodologies will be compared using real-world examples.-Verilog and VHDL state machine design, English pdf format State machine design techniques for Ve rilog and VHDL Abstract : Designing a synchronous finite state Another w ay of organizing a state machine (FSM) is a commo n task for a digital logic only one logic block as shown in engineer. This paper will discuss a var iety of issues regarding FSM design using Synop sys Design Compiler. Verilog and VHDL coding st yles will be 2.0 Basic HDL coding presented. Dif ferent methodologies will be compared using're al-world examples.
Platform: | Size: 113664 | Author: mingming | Hits:

[VHDL-FPGA-Verilog] 08_VHDL_simulation2

Description: 台湾人梁奕智写的VHDL编程学习的PPT讲义，里面包括内容有D触发器、寄存器、累加器、计数器、有限状态机等非常有用的内容。-Taiwanese Liang-chi written in VHDL programming learning PPT lectures, which include the contents of D flip-flops, registers, accumulators, counters, finite state machine such as a very useful content.
Platform: | Size: 690176 | Author: WeimuMa | Hits:

[Embeded-SCM Develop] ALTERA_DE2_FSM_VHDL

Description: This an exercise in using finite state machines.基于ALTERA的DE2开发 平台，设计一个有限状态机FSM(finite state machines).-This an exercise in using finite state machines. Based on ALTERA s DE2 development platform to design a finite state machine FSM (finite state machines).
Platform: | Size: 75776 | Author: sopc | Hits:

[VHDL-FPGA-Verilog] at24c02

Description: 基于FPGA的24C02驱动程序，使用有限状态机～结构完整，测试通过。-FPGA-based 24C02 driver, the use of finite state machine ~ structural integrity of the test.
Platform: | Size: 1156096 | Author: edjj | Hits:

[VHDL-FPGA-Verilog] finite_state_machines

Description: finite_state_machines，有限状态机，包含多种模式及测试代码-finite_state_machines, finite state machine that contains a variety of models and test code
Platform: | Size: 5120 | Author: 沈志 | Hits:

[Software Engineering] synopsis_FSM_coding

Description: synopsis的有限状态机编码方法的文档。 针对synopsis的综合环境，根据其综合工具的特点说明安全可靠、速度适合的FSM编码风格。 FSM coding style under synopsis. Used for verilog or vhdl designer. Good study data for ASIC newhand.-synopsis of the finite state machine coding documents. Synopsis for the integrated environment, in accordance with its characteristics of integrated tools that secure and reliable, speed appropriate FSM coding style. FSM coding style under synopsis. Used for verilog or vhdl designer. Good study data for ASIC newhand.
Platform: | Size: 119808 | Author: road | Hits:

[VHDL-FPGA-Verilog] VHDL

Description: 状态机及其VHDL设计,详细介绍了状态机的基本结构、功能和分类，以及有限状态机的一般设计思路与方法、状态机编码方案的恰当选取、Moore和Mealy状态机的本质区别及设计实现-State machine and the VHDL design, described in detail the basic structure of state machines, function and classification, as well as finite state machine of the general design ideas and methods, state machine to select the appropriate coding schemes, Moore and Mealy state machine and design of the essential difference between the achievement of
Platform: | Size: 72704 | Author: 史东寒 | Hits:

[VHDL-FPGA-Verilog] VHDL

Description: 各种有限状态机的设计。 VHDL源代码。 -All kinds of finite state machine design. VHDL source code.
Platform: | Size: 13216768 | Author: 邢开开 | Hits:

[VHDL-FPGA-Verilog] VHDLprogram

Description: 含有各类寄存器，AD和DA转换器，各种算法，有限状态机，还些许组合逻辑电路设计代码-Containing various types of registers, AD and DA converters, a variety of algorithms, finite state machine, but also some combinational logic circuit design code
Platform: | Size: 1808384 | Author: zhouwenbin | Hits:

[VHDL-FPGA-Verilog] ebook_verilog_fine_state_machine

Description: Designing a synchronous finite state machine (FSM) is a common task for a digital logic engineer. This paper discusses a variety of issues regarding FSM design using Synopsys Design Compiler. Verilog and VHDL coding styles are presented, and different methodologies are compared using real-world examples.
Platform: | Size: 121856 | Author: rex | Hits:

[VHDL-FPGA-Verilog] UART

Description: UART是一种广泛应用于短距离、低速、低成本通信的串行传输接口.由于常用UART芯片比较复杂且移植性差,提出一种采用可编程器件FPGA实现UART的方法, 实现了对UART的模块化设计.首先简要介绍UART的基本特点,然后依据其系统组成设计顶层模块,再采用有限状态机设计接收器模块和发送器模块,所有功能的实现全部采用VHDL进行描述,并用Modelsim软件对所有模块仿真实现.最后将UART的核心功能集成到FPGA上,使整体设计紧凑,小巧,实现的UART功能稳定、可靠. -UART is a widely used short-range, low-speed, low-cost serial transmission interface communication. Because of the complexity of common UART chip and poor transplant, using a programmable FPGA devices to achieve UART way of the realization of the UART modular design. First of all, a brief introduction of the basic characteristics of UART, and then according to their top-level module system design, and then the design of finite state machine receiver module and transmitter module, the realization of all the features to describe the use of VHDL and Modelsim software used Simulation of all modules. Finally, the UART core functionality into the FPGA, so that the overall design of compact, compact, the UART function of the realization of stable and reliable.
Platform: | Size: 38912 | Author: 徐明宝 | Hits:

[VHDL-FPGA-Verilog] LCD

Description: 有限状态机的设计——LCD显示控制实验，用VHDL编写程序，整片报告-Finite state machine design- LCD display control experiments, using VHDL programming, the whole report
Platform: | Size: 147456 | Author: alan | Hits:

[VHDL-FPGA-Verilog] yetert

Description: This package includes 4-bit calculator designed in Xilinx FPGA 10 using VHDL. This calculator contains 3 registers, 1 ALU, 1 decoder and 1 FSM (finite state machine).
Platform: | Size: 458752 | Author: crion | Hits:

[Other] fsm

Description: 高效的有限状态机，代码形式给给出 主要是我的一些学习资料-Efficient finite state machine, code form is mainly to give some of my learning materials
Platform: | Size: 677888 | Author: jerry | Hits:

[VHDL-FPGA-Verilog] ktkzxt

Description: 利用有限状态机描述的空调控制系统，温度状态有过高、过低、正好三种状态，控制方式有升温和制冷两种；设计了温度传感装置-The use of finite state machine described in the air-conditioning control systems, temperature conditions are too high, too low, just three states, the control methods are two kinds of heating and cooling design of a temperature-sensing devices
Platform: | Size: 162816 | Author: | Hits:

[VHDL-FPGA-Verilog] fsm

Description: 有限状态机工作原理、设计方法、步骤等精要说明-Finite state machine working principle, design method, such as Essentials of steps to explain
Platform: | Size: 3187712 | Author: www | Hits:

[Other] vhdl

Description: 洗衣机的VHDL实现，实现有限状态机的控制-VHDL washing machine implementation, the control of the Finite State Machine
Platform: | Size: 360448 | Author: 王帅军 | Hits:

[assembly language] Finite-state-machine-design-part

Description: VHDL语言 有限状态机交通灯的设计 有限状态机设计部分-VHDL language finite state machine design of traffic lights finite state machine design part
Platform: | Size: 6144 | Author: 赵小川 | Hits:

[Other] State-Machine-Verilog

Description: State Machine Design Techniques for Verilog and VHDL.pdf -Designing a synchronous finite state machine (FSM) is a common task for a digital logic engineer. This paper discusses a variety of issues regarding FSM design using Synopsys Design Compiler. Verilog and VHDL coding styles are presented, and different methodologies are compared using real-world examples.
Platform: | Size: 251904 | Author: chenwei | Hits:

[VHDL-FPGA-Verilog] machine

Description: Simple finite state machine on Altera Cyclone II
Platform: | Size: 290816 | Author: godup | Hits:
« 12 3 »

CodeBus www.codebus.net