Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - UART VERIL

Search list

[VHDL-FPGA-Verilog] micro uart

Description: 硬件uart源程序verilog HDL，即相关文档-hardware UART Verilog HDL source, that the relevant documents
Platform: | Size: 343040 | Author: 陈正一 | Hits:

[ARM-PowerPC-ColdFire-MIPS] uart_verilog

Description: this is a sample about UART transmission,it s default installation is D:\RedLogic\RCII_samples, and the software environment is quatrusII 5.0,it is usefull for studying UART.-this is a sample about UART transmission, it s default installation is D: RedLogicRCII_samples, and the software environment is quatrusII 5.0, it is usefull for studying UART.
Platform: | Size: 1843200 | Author: 王明 | Hits:

[VHDL-FPGA-Verilog] 8080

Description: EPM1270和单片机的8080通讯接口，适合单片机与CPLD之间的高速通讯，verilog语言，QuartusII环境-EPM1270 and 8080 MCU communication interface for MCU and CPLD high-speed communication between, verilog language, QuartusII environment
Platform: | Size: 483328 | Author: 汉武帝 | Hits:

[VHDL-FPGA-Verilog] test_uart

Description: uart VHDL code : include tx,rx,parity bit control
Platform: | Size: 13312 | Author: byungchan | Hits:

[VHDL-FPGA-Verilog] uart_tx_rx

Description: 该工程用verilog编写，已通过串口调试助手调试通过，接收模块采用8倍波特率采样数据，有较好的滤波功能，在PC上完成自发自收功能。-Verilog prepared by the project, has passed through the serial debug debugging assistant, receiving 8 times the baud rate module sampling data, a better filtering in the PC to complete the voluntary self-close feature.
Platform: | Size: 1312768 | Author: eric | Hits:

[Com Port] UART

Description: Verilog实现的UART程序，用ISE打开工程文件即可-Verilog implementation UART program, open the project file with the ISE can be
Platform: | Size: 22528 | Author: Roy | Hits:

[VHDL-FPGA-Verilog] i2c_AT24C04_Verilog

Description: 用Verilog HDL语言编写的AT24C04程序，并用数码管显示，已经过测试，很好用-With the Verilog HDL language of the AT24C04 procedures and use digital tube display, has been tested, very good to use--
Platform: | Size: 11264 | Author: iyandy | Hits:

[VHDL-FPGA-Verilog] UART

Description: Verilog HDL写的实现ＵＡＲＴ收发程序-Realization of Verilog HDL UART receive written procedures
Platform: | Size: 709632 | Author: xiong | Hits:

CodeBus www.codebus.net