Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: test_uart Download
 Description: uart VHDL code : include tx,rx,parity bit control
 Downloaders recently: [More information of uploader sonbc2856]
 To Search: test_uart rx Veril verilog T
  • [DDS] - In FPGA-based lookup table approach (LUT
  • [UART] - Input clock 20M, the baud rate for 9600,
File list (Check if you may need any files): 
line_pll.vhd
packet_control.vhd
receiver_buff.vhd
test_box_main.vhd
transmit_buff.vhd
uart.vhd

CodeBus www.codebus.net