UART Input clock 20M, the baud rate for 9600, Seri

Title: UART

Category:
VHDL-FPGA-Verilog
Tags:
File Size:
6.83kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
y_qiyong

Description: Input clock 20M, the baud rate for 9600, Serial transceiver functions, by modifying the frequency of some other baud rate coefficient can realize the transceiver

Downloaders recently: [More information of uploader y_qiyong]

To Search: uart uart vhdl vhdl uart VHDL VHDL CLOCK 9600 uart.rar uart de1 fpga 20M 96 UART-S3C44B0X uart FPGA

[16c752_programming_sample] - -The codes for typical operations on ser
[VHDLcommunication design of standard serial port ] - communication design programme of standa
[VHDL_Development_Board_Sources] - which I have recently bought a CPLD Deve
[uart] - 51 Single-chip receiver to send an array
[uart] - Serial communication protocol, you can b
[VHDL-XILINX-EXAMPLE26] - VHDL design of 26 cases of classic - in
[VHDL] - Realize arbitrary fractional-N of the VH
[UART] - The use of FPGA-FIFO, state machine, pin
[FIFO] - 512 × 8bid the FIFO with the project doc
[15-IP-core] - 15 IP cores

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net