Description: Serial communication protocol, you can build your project, and then need VHDL text, added to the project, understand the procedures in the simulation!
- [matlabjuanji2] - Matlab achieve convolution operators. Ve
- [LCD] - vhdl classical source code-- LCD control
- [08_VHDL_simulation2] - Taiwanese Liang-chi written in VHDL prog
- [UART_VHDL] - URAT asynchronous communication interfac
- [cyclic] - FPGA serial communication program, accep
- [8051Core] - 8051IP kernel source code, with VHDL sou
- [UART] - Input clock 20M, the baud rate for 9600,
- [VHDL_UART] - VHDL language UART serial interface chip
- [uart(Verilog)] - UART asynchronous serial communication p
- [Uart_Send] - UART to send the complete procedure, inc
File list (Check if you may need any files):