Description: 基于fpga和sopc的用VHDL语言编写的EDA的32位Nios CPU嵌入式系统软硬件设计-FPGA and SOPC based on the use of VHDL language EDA 32-bit Nios CPU embedded system software and hardware design Platform: |
Size: 926720 |
Author:多幅撒 |
Hits:
Description: 用VHDL语言实现的pic16f84,研究SOC嵌入式系统设计很有帮助-Achieved using VHDL language pic16f84, research helpful SOC Embedded System Design Platform: |
Size: 48128 |
Author:磊 |
Hits:
Description: 这些课件可以作为对FPGA有兴趣的人学习的入门资料,包含EDA的概述、FPGA结构与配置、VHDL语言、QuartusII软件、SOPC和NIosII嵌入式处理器设计、DSP Builder系统设计工具等内容-These courseware on the FPGA can be used as those who are interested in learning introductory information, including EDA overview, FPGA structure and configuration, VHDL language, QuartusII software, SOPC and NIosII embedded processor design, DSP Builder tools for system design, etc. Platform: |
Size: 25555968 |
Author:wangxujun |
Hits:
Description: The concept of the Altera Nios II embedded processor implementation inside Field Programmable Gate Array [FPGA] of the CCD camera for the “Pi of the Sky” experiment is presented. The digital board of the CCD camera, its most important components, current implementation of firmware [VHDL] inside the FPGA and the role of external 8051 microcontroller is briefly described. The main goal of the presented work is to get rid of the external microcontroller and to design new system with Nios II processor built inside FPGA chip. Constraints for implementing the design into the existing camera boards are discussed. New possibilities offered by a larger FPGA for next generation of cameras are considered.-The concept of the Altera Nios II embedded processor implementation inside Field Programmable Gate Array [FPGA] of the CCD camera for the “Pi of the Sky” experiment is presented. The digital board of the CCD camera, its most important components, current implementation of firmware [VHDL] inside the FPGA and the role of external 8051 microcontroller is briefly described. The main goal of the presented work is to get rid of the external microcontroller and to design new system with Nios II processor built inside FPGA chip. Constraints for implementing the design into the existing camera boards are discussed. New possibilities offered by a larger FPGA for next generation of cameras are considered. Platform: |
Size: 1427456 |
Author:Francis Wu |
Hits:
Description: This SPI-mode SD Card controller is a free SOPC Builder component that can be used in any SOPC Builder system. The included example design runs on the Nios II Embedded Evaluation Kit, Cyclone III edition (NEEK).-This SPI-mode SD Card controller is a free SOPC Builder component that can be used in any SOPC Builder system. The included example design runs on the Nios II Embedded Evaluation Kit, Cyclone III edition (NEEK).
Platform: |
Size: 2167808 |
Author:zhangdongqing |
Hits:
Description: This SPI-mode SD Card controller is a free SOPC Builder component that can be used in any SOPC Builder system. The included example design runs on the Nios II Embedded Evaluation Kit, Cyclone III edition (NEEK).-This SPI-mode SD Card controller is a free SOPC Builder component that can be used in any SOPC Builder system. The included example design runs on the Nios II Embedded Evaluation Kit, Cyclone III edition (NEEK).
Platform: |
Size: 96256 |
Author:zhangdongqing |
Hits:
Description: 本项目名称是:基于FPGA的指纹识别模块设计。
主要内容为:本模块采用xilinx公司的Spartan 3E系列XC3S500E
型FPGA作为核心控制芯片,通过富士通公司的MFS300滑动式电容指纹传感器对指纹图象进行提取,然后对提取的指纹图像进行灰度滤波、图像增强、二值化、二值去噪、细化等预处理,得到清晰的指纹图象,再从清晰的指纹图象中提取指纹特征点,存入外部FLASH作为建档模板。指纹比对时,采用同样的方法获得清晰的指纹图像,建立比对模板,然后将比对模板与建档模板利用点模式匹配算法进行比对,得出比对结果。该模块利用嵌入式软核实现系统的管理,利用硬件实现指纹识别,保证了系统功能的完整性与识别的正确性。该识别模块可用于门禁、考勤、安检、保险箱柜等很多方面,也可和计算机等设备联机使用,满足各个方面的不同需求,因此它的设计具有很广泛的应用前景和市场价值。
-The project name is: FPGA-based fingerprint identification module design.
The main contents are: the use of this module xilinx s Spartan 3E Series XC3S500E
FPGA-based control chip as the core, through the MFS300 Fujitsu fingerprint slide sensor capacitance extraction of the fingerprint image, and then extracted gray-scale fingerprint image filtering, image enhancement, binarization, denoising Second, refinement, etc. pre-treatment have been given clear fingerprint image, and then a clear fingerprint image from the extracted fingerprint feature points, into the external FLASH file as a template. Fingerprint matching using the same method to obtain a clear image of the fingerprint to establish than the template, and then will be the template file templates and the use of point pattern matching algorithm than the right, than the results obtained. The module is the realization of the use of soft-core embedded system management, the use of fingerprint recognition hardware implementation Platform: |
Size: 191488 |
Author:xiaoxu |
Hits:
Description: :提出了一种基于FPGA 实现嵌入式三态(10MB/100MB/1 000MB)以太网的设计方案,分别从硬件和软件方面介绍了使用FPGA 进
行嵌入式系统设计的方法,编写了一个控制系统进行10MB/100MB/1000MB 自切换程序,并在工程中得以实现。-: This paper presents a FPGA-based Embedded Tri-State (10MB/100MB/1 000MB) Ethernet design, from hardware and software, introduced the use of FPGA embedded system design methods, the preparation of a control system Since the switch to 10MB/100MB/1000MB procedures in the project can be achieved. Platform: |
Size: 88064 |
Author:田杰 |
Hits:
Description: FPGA BOOK....!!!
Introduction to embedded system design using FPGA-FPGA BOOK....!!!
Introduction to embedded system design using FPGA...!!! Platform: |
Size: 4258816 |
Author:dextor |
Hits:
Description: 由于微电子学和计算机科学的迅速发展,给EDA(电子设计自动化)行业带来了巨大的变化。特别是进入20世纪90年代后,电子系统已经从电路板级系统集成发展成为包括ASIC、FPGA/CPLD和嵌入系统的多种模式。可以说EDA产业已经成为电子信息类产品的支柱产业。EDA之所以能蓬勃发展的关键因素之一就是采用了硬件描述语言(HDL)描述电路系统。就FPGA和CPLD开发而言,比较流行的HDL主要有Verilog HDL、VHDL、ABEL-HDL和 AHDL 等,其中VHDL和Verilog HDL因适合标准化的发展方向而最终成为IEEE标准。-As the microelectronics and the rapid development of computer science, to the EDA (electronic design automation) industry, has brought great changes. Especially the beginning of the 20th century, 90 years, the electronic system has moved from the circuit board-level systems integration to develop into, including ASIC, FPGA/CPLD and embedded systems a variety of modes. Can be said that EDA industry, electronic information products has become a pillar industry. EDA has been able to flourish, one of the key factors is the use of a hardware description language (HDL) description of the electronic circuitry. On the FPGA and CPLD development, the more popular HDL mainly Verilog HDL, VHDL, ABEL-HDL, and AHDL etc., in which VHDL and Verilog HDL because of the direction for the development of standardization eventually become IEEE standard. Platform: |
Size: 290816 |
Author:lilei |
Hits:
Description: 为增加系统稳定性,减小电路板面积,提出一种基于FPGA的异步串行口IP核设计。该设计使用VHDL硬件描述语言时接收和发送模块在Xilinx ISE环境下设计与仿真。最后在FPGA上嵌入UART IP核实现电路的异步串行通信功能。该IP核具有模块化、兼容性和可配置性,可根据需要实现功能的升级、扩充和裁减。-In order to increase system stability, reduce board space, presents a FPGA-based asynchronous serial port IP-core design. The design using the VHDL hardware description language to receive and transmit modules in Xilinx ISE design and simulation environment. Finally, embedded UART IP core on the FPGA circuit implementation of the asynchronous serial communications. The IP core has a modular, compatibility and configurability, can achieve the functionality needed upgrade, expansion and reduction. Platform: |
Size: 215040 |
Author:jalon |
Hits:
Description: 本课题所设计的UART支持标准的RS.232C传输协议,主要设计有发送模块、接收模块、线路控制与中断仲裁模块、Modem控制模块以及两个独立的数据缓冲区FIFO模块。该模块具有可变的波特率、数据帧长度以及奇偶校验方式,还有多种中断源、中断优先级、较强的抗干扰数据接收能力以及芯片内部自诊断的能力,模块内分开的接收和发送数据缓冲寄存器能实现全双工通信。除此之外最重要的是利用口模块复用技术设计数据缓冲区FIFO,采用两种可选择的数据缓冲模式。这样既可以应用于高速的数据传输环境,也能适合低速的数据传输场合,因此可以达到资源利用的最大化。-According to the characteristics of the UART and the portability advantage of FPGA designs,this paper puts forward an embedded UART design method based on FPGA chips.The design method includes description form of FSM and design approach of Top-Down.It’S good to take advantage of VHDL to program the slave module and top module of UART,and then integrate them into the interior of FPGA chip.In this case it improves not only the disadvantage of the traditional UART chips but also makes the whole system more compact and more reliable. Platform: |
Size: 5072896 |
Author:mabeibei |
Hits:
Description: MAC(以太网媒体访问控制)是以太网IEEE 802.3协议规定的数据链路层的一部分,使用FPGA替代ASIC,实现以太网MAC功能非常实用。能够实现硬件系统多路多端口的以太网接入,并在自行开发需要以太网接入的嵌入式处理器设计中得到应用。具体探讨以太网MAC的功能定义,使用FPGA实现以太网MAC的方法,对以太网的相关应用设计具有指导作用。
-MAC (Ethernet Media Access Control) is a protocol under the IEEE 802.3 Ethernet data link layer part of the use of FPGA alternative ASIC, Ethernet MAC functionality is very useful. Hardware system to achieve multi-channel multi-port Ethernet access and Ethernet access to its own development needs of embedded processor design has been applied. To specifically explore the functional definition of the Ethernet MAC using FPGA Ethernet MAC method, the design of Ethernet-related applications guide. Platform: |
Size: 1572864 |
Author:陈辉 |
Hits:
Description: 摘要:分析了与标准8051 MCU 兼容的MC8051 IP 核结构原理与设计层次,详细论述了MC8051 IP 核的FPGA 实现与
应用方法。通过试验验证,其性能比标准8051 MCU 高,方便与系统其他模块的集成。在各种嵌入式系统和片上系统
中使用该IP 核具有重要意义。
关键词: 单片机; MC8051; IP 核; FPGA; VHDL-Abstract: This paper is compatible with standard 8051 MCU MC8051 IP core structure principle and design level of detail of the MC8051 IP core for FPGA implementation and application methods. Through experimental verification, the performance of the high than the standard 8051 MCU to facilitate the integration of other modules and systems. In a variety of embedded systems and on-chip system using the IP core of great significance. Keywords: microcontroller MC8051 IP core FPGA VHDL Platform: |
Size: 338944 |
Author:xing |
Hits:
Description: 该文档中是在FPGA中嵌入单片机核的一个设计系统,而且具有VHDL编写的51核源程序。-The document is embedded in the FPGA design system of a microcontroller core, and has 51 nuclear source code written in VHDL. Platform: |
Size: 4806656 |
Author:萧天 |
Hits:
Description: Quartus II was a development tool of CPLD / FPGA by Altera Company. Quartus II provides a fully integrated circuit structure and has nothing with the development package environment, it has all the features of digital logic design, it is including: available schematic, block diagram, VerilogHDL, AHDL and VHDL complete circuit description which save it as a design entity documents, chip (circuit) connection layout editor, LogicLock design method, the user can create and optimize the system, and then add the original system which is smaller or no effect on the performance of the follow-up module, powerful logic synthesis tool, complete The logic circuit functional simulation and timing simulation tools, Timer / Time Series Analysis and critical path analysis which can use SignalTap II embedded logic analysis tool for logical analysis-Quartus II was a development tool of CPLD/FPGA by Altera Company. Quartus II provides a fully integrated circuit structure and has nothing with the development package environment, it has all the features of digital logic design, it is including: available schematic, block diagram, VerilogHDL, AHDL and VHDL complete circuit description which save it as a design entity documents, chip (circuit) connection layout editor, LogicLock design method, the user can create and optimize the system, and then add the original system which is smaller or no effect on the performance of the follow-up module, powerful logic synthesis tool, complete The logic circuit functional simulation and timing simulation tools, Timer/Time Series Analysis and critical path analysis which can use SignalTap II embedded logic analysis tool for logical analysis Platform: |
Size: 202752 |
Author:jay |
Hits: