Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - VHDL USB

Search list

[VHDL-FPGA-Verilog] USB 1.1 IP-CORE和设计范例 VHDL源代码

Description: USB 1.1 IP-CORE和设计范例 VHDL源代码-Sample program for USB1.1 IP core design, VHDL source code
Platform: | Size: 425984 | Author: ken | Hits:

[VHDL-FPGA-Verilog] USB接口控制器参考设计_xilinx提供_vhdl

Description: USB接口控制器参考设计，xilinx提供的VHDL源代码-USB interface controller reference design for Xilinx VHDL source code
Platform: | Size: 460800 | Author: 陈旭 | Hits:

[VHDL-FPGA-Verilog] USB控制器VHDL程序

Description: USB控制器VHDL程（usb_xilinx_vhdl）,用XILINX公司的FPGA实现-VHDL-USB controller (usb_xilinx_vhdl) XILINX FPGA
Platform: | Size: 60416 | Author: 夏社 | Hits:

[Compress-Decompress algrithms] usb(FPGA)

Description: 基于FPGA的usb程序，采用VHDL语言编写。 开发环境为ISE或者MAXPLUS2。-FPGA-based usb procedures, using VHDL language. Development Environment for the ISE or MAXPLUS2.
Platform: | Size: 140288 | Author: 李浩 | Hits:

[VHDL-FPGA-Verilog] usb_xilinx_vhdl

Description: usb源码_xilinx_vhdl 这是Xilinx FPGA上的usb源码（VHDL)-usb-source _xilinx_vhdl This is a Xilinx FPGA on the usb source code (VHDL)
Platform: | Size: 56320 | Author: nanotalk | Hits:

[USB develop] usb

Description: 实现了USB接口。介绍了如何使用VERILOG语言实现USB的程序设计。-Realize the USB interface. Introduce how to use the Verilog language programming USB realize.
Platform: | Size: 140288 | Author: xiexiao | Hits:

[VHDL-FPGA-Verilog] usb

Description: 这是个USB 的VHDL 程序，进去直接双击ISE 就可以用了-This is a USB-VHDL procedures, into direct ISE can use double-click the
Platform: | Size: 1644544 | Author: 张亚伟 | Hits:

[USB develop] USB

Description: 这个工程是基于FPGA与Philips的D12 USbB 1.1的完整设计，包括VHDL驱动和主机应用程序及驱动-The project is based on FPGA and Philips of the D12 USbB 1.1 complete design, including VHDL-driven and mainframe applications and drivers
Platform: | Size: 2749440 | Author: Phirix Shaw | Hits:

[USB develop] USB

Description: fpga设计的usb接口源程序，欢迎指导-FPGA design usb interface source code, welcomed the guidance of
Platform: | Size: 140288 | Author: 陈楠 | Hits:

[VHDL-FPGA-Verilog] usb

Description: usb 硬件实现 请大家多多指教-usb hardware realize the exhibitions please everyone
Platform: | Size: 2293760 | Author: qqq | Hits:

[VHDL-FPGA-Verilog] USB

Description: USB源代码，基于VHDL语言编写，在QuartusII上面已验证其功能-USB source code, based on the VHDL language, verified in QuartusII above its function
Platform: | Size: 5120 | Author: 周 | Hits:

[VHDL-FPGA-Verilog] USB

Description: 用VHDL实现的USB IP核，大家可以参考下-Use VHDL to achieve USB IP core, we can refer to the following
Platform: | Size: 1146880 | Author: 蔡飞 | Hits:

[USB develop] USB

Description: USB 设计（包括一个参考设计，和标准U盘）-USB design (including a reference design, and standards for U disk)
Platform: | Size: 546816 | Author: zhangsan | Hits:

[Driver Develop] USB

Description: usb的驱动开发、应用开发（c/c++),以及其FPGA固件开发（VHDL）。-usb driver development, application development (c/c++), as well as its FPGA firmware development (VHDL).
Platform: | Size: 140288 | Author: zbs | Hits:

[VHDL-FPGA-Verilog] USB

Description: USB通信协议的硬件描述语言代码，用于FPGA的总线接口控制器开发-USB communication protocol of the hardware description language code for the FPGA bus interface controller development
Platform: | Size: 140288 | Author: shigengxin | Hits:

[USB develop] usb

Description: USBHostSlave is a USB 1.1 host and Device IP core. – Supports full speed (12Mbps) and low speed (1.5Mbps) operation. – USB Device has four endpoints, each with their own independent FIFO. – Supports the four types of USB data transfer control, bulk, interrupt, and isochronous transfers. – Host can automatically generate SOF packets. – 8-bit Wishbone slave bus interface. – FIFO depth configurable via paramters.-USBHostSlave is a USB 1.1 host and Device IP core. – Supports full speed (12Mbps) and low speed (1.5Mbps) operation. – USB Device has four endpoints, each with their own independent FIFO. – Supports the four types of USB data transfer control, bulk, interrupt, and isochronous transfers. – Host can automatically generate SOF packets. – 8-bit Wishbone slave bus interface. – FIFO depth configurable via paramters.
Platform: | Size: 6144 | Author: polito | Hits:

[Other] vhdl

Description: usb rtl code, to fpga or asic
Platform: | Size: 156672 | Author: andy | Hits:

[Other] vhdlshili

Description: 多个vhdl 实例，USB UART I2C VGA-vhdl USB UART I2C VGA
Platform: | Size: 478208 | Author: 有 | Hits:

[VHDL-FPGA-Verilog] usb-blaster

Description: quartus多种USB-bletera 自制下载线！
Platform: | Size: 2328576 | Author: 陈长佳 | Hits:

[VHDL-FPGA-Verilog] USB

Description: USB的VHDL实现源码（使用VHDL硬件描述语言，通过Altera QuartusII 开发）-USB to achieve the VHDL source code (using VHDL hardware description language, through the development of Altera QuartusII)
Platform: | Size: 50176 | Author: 刘磊 | Hits:
« 12 3 4 5 6 7 8 9 10 ... 16 »

CodeBus www.codebus.net