Description: 这是一个很好的Verilog 编写的8位RISC CPU源码(可做为MCU),并且包括完整的C 语言的测试代码。-This is a very good preparation Verilog 8-bit RISC CPU source (available as MCU), and includes a complete C language test code. Platform: |
Size: 78848 |
Author:张念华 |
Hits:
Description: 此代码是用Verilog实现的以太网接口,在此基础上做修改,可以作为一般的以太网接口程序开发.-this Verilog code is used to achieve the Ethernet interface, in this done on the basis of changes as a general Ethernet interface development. Platform: |
Size: 123904 |
Author:刘志明 |
Hits:
Description: fpga模拟以太网物理层的源代码,用verilog硬件描述语言开发。-FPGA simulation of the Ethernet physical layer of the source code, using Verilog hardware description language development. Platform: |
Size: 330752 |
Author:王贤 |
Hits:
Description: IC设计相关,arm内的AMBA桥实现的源码,verilog语言实现,-IC design, arm within the realization of the source AMBA bridge, verilog language, Platform: |
Size: 18432 |
Author:伊路发 |
Hits:
Description: 使用RTL8019芯片进行以太网通讯的VERILOG源代码.-RTL8019 Ethernet chip to use the Verilog source code for communications. Platform: |
Size: 15483904 |
Author:yan |
Hits:
Description: Ethernet(以太网)verilog ip core用verilogHDL语言写的以太网软核,对学习verilog语言和以太网有很大帮助。-Ethernet (Ethernet) verilog ip core language used verilogHDL Ethernet soft-core, learning Verilog language and Ethernet are very helpful. Platform: |
Size: 903168 |
Author:houlongting |
Hits:
Description: 该文件包含以太网IP核的相关代码,一共包含24个VERILOG源代码-This document contains the relevant Ethernet IP core code, a total of 24 includes Verilog source code Platform: |
Size: 69632 |
Author:season |
Hits:
Description: verilog描述的以太网MAC层源代码,功能正确,已经在FPGA开发板上测试!需要的赶紧下-verilog description of the Ethernet MAC layer source code, function correctly, has been tested in the FPGA development board! Need to hurry the next! ! ! Platform: |
Size: 56320 |
Author:WangYong |
Hits: