Welcome![Sign In][Sign Up]
Location:
Search - bus vhdl

Search list

[Other resource朱明辉vhdl大作业

Description: 一个双向总线的vhdl实现-a two-way bus VHDL achieve
Platform: | Size: 25798 | Author: 熊辉波 | Hits:

[VHDL-FPGA-Verilogi2c总线的vhdl实现和vxworks的文件系统

Description: i2c总线的vhdl实现和vxworks的文件系统-i2c bus VHDL realization and VxWorks file system
Platform: | Size: 16384 | Author: | Hits:

[VHDL-FPGA-Verilog朱明辉vhdl大作业

Description: 一个双向总线的vhdl实现-a two-way bus VHDL achieve
Platform: | Size: 25600 | Author: 熊辉波 | Hits:

[SCMVHDL范例

Description: 最高优先级编码器 8位相等比较器 三人表决器(三种不同的描述方式) 加法器描述 8位总线收发器:74245 (注2) 地址译码(for m68008) 多路选择器(使用select语句) LED七段译码 多路选择器(使用if-else语句) 双2-4译码器:74139 多路选择器(使用when-else语句) 二进制到BCD码转换 多路选择器 (使用case语句) 二进制到格雷码转换 双向总线(注2) 汉明纠错吗译码器 三态总线(注2) 汉明纠错吗编码器 解复用器 -highest priority encoder, compared to eight for phase three of the vote (the description of three different ways) Adder Description eight bus Transceivers : 74,245 (Note 2) address decoder (for m68008) Multiple choice (use select statement) LED paragraph 107 of decoding multiple choice ( use if-else statements) 2-4 dual decoder : over 74,139 road choice (use when-else statements) of the binary conversion BCD multiple choice (use case statement) binary Gray code conversion to a two-way bus (Note 2)? Hamming error correction decoder three-state Bus (Note 2)? Hamming error correction encoder demultiplexer
Platform: | Size: 43008 | Author: kerty | Hits:

[VHDL-FPGA-VerilogI2C总线控制器 altera提供-VHDL

Description: I2C总线控制器 altera提供的VHDL的源程序代码-I2C Bus Controller ALTERA the VHDL source code
Platform: | Size: 1639424 | Author: 陈旭 | Hits:

[VHDL-FPGA-VerilogS3Demo

Description: 用FPGA模拟VGA时序、模拟PS/2总线的键盘接口VHDL源代码,基于Xilinx spartan3-VGA FPGA timing simulation, simulation PS/2 keyboard interface bus VHDL source code, Based on Xilinx spartan3
Platform: | Size: 291840 | Author: 计算机 | Hits:

[VHDL-FPGA-VerilogIP_SPI

Description: spi总线的vhdl代码,试了试可以用。希望能对开发者有所帮助。-spi bus vhdl code Shileshi can use. The hope is to help developers.
Platform: | Size: 344064 | Author: 李鸣 | Hits:

[VHDL-FPGA-VerilogSPI

Description: SPI BUS VHDL实现-VHDL SPI BUS
Platform: | Size: 852992 | Author: davidluo | Hits:

[SCMcpldTo8051

Description: CPLD与8051的总线接口的VHDL设计源码,包括原理图,VHDL语言的源程序,仿真波形,设计的详细说明-CPLD and 8051 bus interface VHDL design source code, including drawings, VHDL source, waveform simulation, design details
Platform: | Size: 52224 | Author: | Hits:

[Parallel PortBidirectional-Bus

Description: 双向总线的VHDL源代码,已经通过编译,可以在此基础上改为单向总线。-Bi-directional bus VHDL source code, has passed the compiler can be changed on the basis of one-way bus.
Platform: | Size: 3072 | Author: 吴超 | Hits:

[VHDL-FPGA-Verilogadma.tar

Description: 基于AMBA规范的总线VERILOG HDL 源代码-Based on the AMBA bus specification VERILOG HDL source code
Platform: | Size: 12288 | Author: maliang | Hits:

[VHDL-FPGA-Veriloglctl_1.2

Description: CPLD的例子程序1,EPM7128芯片,ISA总线-Examples of CPLD procedures 1, EPM7128 chip, ISA Bus
Platform: | Size: 217088 | Author: Sean Cheung | Hits:

[VHDL-FPGA-Verilogspi

Description: SPI总线,VHDL语言,硬件描述语言源码-SPI bus, VHDL language, hardware description language source code
Platform: | Size: 3072 | Author: 郑文棋 | Hits:

[VHDL-FPGA-Verilogmy_zbt_controller

Description: ZBT内存控制器.支持OPB总线。VHDL源码-ZBT memory controller. Support the OPB bus. VHDL source
Platform: | Size: 1024 | Author: 吕奔 | Hits:

[VHDL-FPGA-VerilogAMBAcode(vhdl)

Description: vhdl实现的amba代码-realize the AMBA VHDL code
Platform: | Size: 201728 | Author: sk | Hits:

[Embeded-SCM Develop429_enc_dec

Description: Quartus开发环境下开发的Arinc 429总线收发器工程,由于产权问题,提供的程序有删减,标号未尽规范。-Quartus development environment developed under the Arinc 429 bus transceiver works, because the issue of property rights, provided procedures are deleted, not standardized labeling.
Platform: | Size: 679936 | Author: wangyunshann | Hits:

[Embeded-SCM Developcpld

Description: 实现8通道模拟/数字转换和数字/模拟转换的例子,采用ISA总线控制逻辑.-Realize 8-channel analog/digital conversion and digital/analog converter example, the use of ISA bus control logic.
Platform: | Size: 3072 | Author: 兰升 | Hits:

[VHDL-FPGA-Verilogcan_IPCORE

Description: CAN总线IPCORE,采用Verilog HDL语言实现。-CAN bus IPCORE, using Verilog HDL language.
Platform: | Size: 61440 | Author: feifei | Hits:

[OtherCopy-of-I2C-bus-Chinese

Description: I2C中文规范参考资料,CPLD程序设计实现I2C总线-I2C Chinese normative references, CPLD programming realization of I2C bus
Platform: | Size: 782336 | Author: MArtin | Hits:

[VHDL-FPGA-Verilogdallas_one-wire

Description: dallas one wire的VHDL实现方式,比较常用的.-dallas one wire to achieve the VHDL approach commonly used.
Platform: | Size: 4096 | Author: | Hits:
« 12 3 4 5 6 7 8 9 10 ... 17 »

CodeBus www.codebus.net