Welcome![Sign In][Sign Up]
Location:
Search - clk_d

Search list

[Other resourceclk_d

Description: ccs中有关时钟的源代码,已经经过调试,可以直接运行-ccs clock on the source code, after debugging, and can directly run
Platform: | Size: 60627 | Author: 莉莉 | Hits:

[DSP programclk_d

Description: ccs中有关时钟的源代码,已经经过调试,可以直接运行-ccs clock on the source code, after debugging, and can directly run
Platform: | Size: 89088 | Author: 莉莉 | Hits:

[VHDL-FPGA-Verilogclk_div

Description: VHDL语言描述,时钟分频,给定CPLD试验板系统时钟设置50M,但由于本作品的需要,我们将系统时钟经过20分频得到DS18B20所需的工作时钟,大约为1.25M。-VHDL language description, the clock frequency, a given CPLD experiment board system clock set 50M, but as a result of this work, we will be the system clock frequency after 20 hours of work needed to be DS18B20 clock, about 1.25M.
Platform: | Size: 161792 | Author: shenqin | Hits:

CodeBus www.codebus.net