Welcome![Sign In][Sign Up]
Location:
Search - clock synchronization

Search list

[Hook api检测CPU时钟

Description: 可以监测cpu时钟周期,用于分布式系统需要时钟同步的场合,该程序包含源代码-can monitor CPU clock cycle, the need for distributed system clock synchronization occasions, the program includes source code
Platform: | Size: 18432 | Author: wyd | Hits:

[VHDL-FPGA-VerilogFPGA_clk

Description: FPGA异步时钟设计中的同步策略,需要-FPGA design of asynchronous clock synchronization strategy, the need for
Platform: | Size: 355328 | Author: 火冰 | Hits:

[Otherclock

Description: 用于记时,可以更换界面。时间与计算机同步, 界面为十二星座。-For credit, you can replace the interface. Time synchronization with the computer interface for the twelve constellations.
Platform: | Size: 805888 | Author: 闫雪飞 | Hits:

[GDI-BitmapClock

Description: vc++6.0编写的时钟程序,椭圆形表盘,具有时针,分针,秒针,与系统时间同步,动态仿真了一个电子石英表-vc++ 6.0 clock to prepare procedures, oval-shaped dial, with the clock, minute hand, second hand, and system time synchronization, dynamic simulation of an electronic quartz watch
Platform: | Size: 44032 | Author: 周鸿 | Hits:

[Documentsieee1588

Description: IEEE-1588™ STANDARD FOR A PRECISION CLOCK SYNCHRONIZATION PROTOCOL FOR NETWORKED MEASUREMENT AND CONTROL SYSTEMS-IEEE-1588
Platform: | Size: 261120 | Author: 李秋 | Hits:

[Windows Developclock

Description: 在蓝屏下显示一个走动的挂钟,并没走一秒响一下,与系统时钟同步,可以设置时间-Under the blue screen shows a moving clock, it did not take the ring for about one second, with the system clock synchronization, you can set the time
Platform: | Size: 37888 | Author: wangshouqian | Hits:

[VHDL-FPGA-Verilogask100

Description: 时钟同步模块:通过时钟同步模块,将模拟前端提取的时钟信号和数据进行同步,使得数字后端可以正确读取数据。-Clock synchronization module: The clock synchronization module, the analog front-end of the clock signal extraction and data synchronization, making the number of back-end data can be read correctly.
Platform: | Size: 1024 | Author: Jim Chen | Hits:

[Windows DevelopIEEE1588(v2)

Description: 第二版的IEEE1588协议(即PTP协议)的英文 PDF.欢迎下载。-IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems(IEEE 1588 V2 PDF format)
Platform: | Size: 2669568 | Author: 张帅勇 | Hits:

[VHDL-FPGA-Verilogasynchronoussignal

Description: 描述跨时钟域分析,分析和解决异步时钟同步设计问题.-Description of cross-clock domain analysis, analyze and solve design problems in asynchronous clock synchronization.
Platform: | Size: 478208 | Author: 张然峰 | Hits:

[VHDL-FPGA-VerilogCyclone

Description: 时钟同步主要用在产生10NHZ时钟已近IRIG-B-Clock synchronization
Platform: | Size: 1173504 | Author: 孔祥兵 | Hits:

[Otherclock

Description: 用JAVA语言编写的Applet小程序,功能是模拟时钟同步运行-Applet written in languages using JAVA applets, features an analog clock synchronization to run
Platform: | Size: 2048 | Author: greenen | Hits:

[Delphi VCL[Delphi]clock

Description: Delphi编程的一个时钟界面 显示的时间与计算机同步 若鼠标不悬浮在上面将消失-Delphi programming interface displays a clock synchronization time and the computer is not suspended if the mouse will disappear in the above
Platform: | Size: 175104 | Author: cs55n5 | Hits:

[matlabtiming_syn

Description: 用Gardner算法时钟同步的BPSK的源程序-Gardner algorithm for clock synchronization with the source code BPSK
Platform: | Size: 2048 | Author: 戴十三 | Hits:

[Embeded-SCM Developgardner

Description: 用Gardner算法时钟同步的BPSK的源程序-Gardner algorithm for clock synchronization with the source code BPSK
Platform: | Size: 1024 | Author: 戴十三 | Hits:

[matlabCh_RTT_TWT_UTD_HAICEHUI

Description: 功能:该程序用于仿真时间同步算法双向不等时间同步方法(TWT-UTD)与无时漂往返校时方法(RTT)。输入:节点间距离、钟漂,输出:两幅同步误差比对图。-Features: The program for the simulation time synchronization method of time synchronization algorithm for two-way ranging (TWT-UTD) and no drift from the time when the method of school (RTT). Input: the distance between nodes, clock drift, output: 2 synchronization errors of the map.
Platform: | Size: 1024 | Author: 许明 | Hits:

[matlabCh_RTT_TWT_UTD

Description: 功能:该程序用于仿真时间同步算法双向不等时间同步方法与无时漂往返校时方法(RTT)。输入:节点间距离、钟漂。输出:两幅同步误差比对图。-Features: The program for the simulation of two-way time synchronization algorithm for time synchronization methods ranging from no time when the drift from school method (RTT). Input: the distance between nodes, clock drift. Output: two synchronization errors of the map.
Platform: | Size: 1024 | Author: 许明 | Hits:

[Program docclock-sync-for-mpeg-2-services-over-packet-networ

Description: IEEE paper on clock synchronization for mpeg-2 services in packet network
Platform: | Size: 173056 | Author: harsh | Hits:

[Internet-NetworkCloworks

Description: 无线传感器网络时钟同步技术Clock synchronization for wireless sensor networks-Clock synchronization for wireless sensor networks
Platform: | Size: 285696 | Author: mia200 | Hits:

[Program docclock-synchronization

Description: 一些在分布式系统中时间同步技术和算法的论文-Some clock synchronization technology and algorithms papers in distributed systems
Platform: | Size: 15177728 | Author: 刘智瑞 | Hits:

[Software EngineeringFault-Tolerant-Clock-Synchronization

Description: A small survey on fault tolerant clock synchronization.
Platform: | Size: 357376 | Author: Dimitris | Hits:
« 12 3 4 5 6 7 8 9 10 ... 14 »

CodeBus www.codebus.net