Search - code vhdl

Search - code vhdl - List

[Other resource] [eda]vhdl DL : 1: 福州大学EDA选修课所有实验课程代码。VHDL语言描述（vhd），以及电路图（gdf）-Fuzhou University EDA optional courses in all experimental code. VHDL description (vhd), and circuit (GdF)
Update : 2008-10-13 Size : 217.32kb Publisher : 林锋杰
[VHDL-FPGA-Verilog] FFT的VHDL源代码 DL : 0: FFT的VHDL源代码-fft vhdl source code
Update : 2025-02-17 Size : 29kb Publisher : 阿林
[VHDL-FPGA-Verilog] USB 1.1 IP-CORE和设计范例 VHDL源代码 DL : 0: USB 1.1 IP-CORE和设计范例 VHDL源代码-Sample program for USB1.1 IP core design, VHDL source code
Update : 2025-02-17 Size : 416kb Publisher : ken
[VHDL-FPGA-Verilog] vhdl实现alu的源代码 DL : 0: VHDL实现ALU的源代码，并且提供了一个详细的testbench！-ALU VHDL source code, and provide a detailed testbench!
Update : 2025-02-17 Size : 1kb Publisher : 飞扬
[VHDL-FPGA-Verilog] 100个vhdl设计例子 DL : 0: 内附多路选择器，74系列芯片VHDL源码，加法器，FIR，比较器等大量例子，对初学VHDL语言很有好处。可用maxplus，quartus，synplicity等综合软件进行调试-contains multiple-choice, 74 chips VHDL source code, the adder, FIR, comparators, etc. are plenty of examples for beginners VHDL very good. Available maxplus, Quartus, synplicity integrated software debugging
Update : 2025-02-17 Size : 228kb Publisher : 杰轩
[VHDL-FPGA-Verilog] [eda]vhdl DL : 0: 福州大学EDA选修课所有实验课程代码。VHDL语言描述（vhd），以及电路图（gdf）-Fuzhou University EDA optional courses in all experimental code. VHDL description (vhd), and circuit (GdF)
Update : 2025-02-17 Size : 217kb Publisher : 林锋杰
[VHDL-FPGA-Verilog] uart-verilog-vhdl DL : 0: 拿verilog和vhdl编写的串口通信代码(可综合)-with vhdl and verilog prepared by the serial communication code (synthesis)
Update : 2025-02-17 Size : 288kb Publisher : 刘索山
[VHDL-FPGA-Verilog] hanmin DL : 0: 4位汉明编译码源代码。VHDL格式，经过仿真和测试通过，请放心使用。-four Hamming encryption source code. VHDL format, through simulation and test pass, please rest assured that use.
Update : 2025-02-17 Size : 135kb Publisher : 田军卓
[Crack Hack] 3des-VHDL DL : 0: 3des的VHDL实现，适用于quartus环境-3des VHDL applicable to the environment quartus
Update : 2025-02-17 Size : 93kb Publisher : xin
[Software Engineering] (7)VHDL DL : 0: 是老师介绍的一些关于vhdl设计的源程序及讲解，感觉还不错，要不你们-teachers on the design of some of the source code vhdl and briefings, the feeling was pretty good, you want to try
Update : 2025-02-17 Size : 556kb Publisher : 张松
[Software Engineering] filter-vhdl-code DL : 0: filter-vhdl-code.rar为滤波器的完整VHDL程序，可用于IIR与FIR滤波器的仿真与验证实现，包括代码综合。使用版本为ISE6.3.-filter-vhdl-code.rar for the integrity of filter VHDL procedures, can be used for IIR and FIR filters realize simulation and verification, including an integrated code. Use version ISE6.3.
Update : 2025-02-17 Size : 169kb Publisher : petri
[Communication-Mobile] LDPC(VHDL) DL : 0: 低密度奇偶校验码的VHDL程序，用于LDPC码的硬件实现-LDPC code VHDL program for the LDPC code of hardware implementation
Update : 2025-02-17 Size : 2kb Publisher : 赵天婵
[VHDL-FPGA-Verilog] vhdl DL : 0: 伪随机序列发生器的vhdl算法设计一个伪随机序列发生器，采用的生成多项式为1+X^3+X^7。要求具有一个RESET端和两个控制端来调整寄存器初值（程序中设定好四种非零初值可选）。 -Pseudo-random sequence generator algorithm VHDL design of a pseudo-random sequence generator, using the generation polynomial for the 1+ X ^ 3+ X ^ 7. RESET has a client request and the two control registers client to adjust the initial value (procedures set of four non-zero initial value optional).
Update : 2025-02-17 Size : 1kb Publisher : 文成
[Embeded-SCM Develop] xapp616 DL : 0: huffman code vhdl program
Update : 2025-02-17 Size : 13kb Publisher : andy singh
[VHDL-FPGA-Verilog] motorcontrol(vhdl) DL : 0: 基于FPGA的直电机伺服系统的设计的代码，VHDL语言。包括前馈控制，AD1674控制模块，ADC0809控制模块，前馈控制模块，分频模块等。-FPGA-based servo system direct the design of the electrical code, VHDL language. Including feed-forward control, AD1674 control module, ADC0809 control module, feed-forward control module, such as sub-frequency modules.
Update : 2025-02-17 Size : 6kb Publisher : dong
[VHDL-FPGA-Verilog] CLA.VHDL.CODE DL : 0: cla vhdl code with a picture files.
Update : 2025-02-17 Size : 332kb Publisher : YD
[VHDL-FPGA-Verilog] VHDL DL : 0: 双口RAM模块源代码（VHDL）,用于开发FPGA的双口RAM，可以直接下载到工程中使用。-Dual-port RAM module source code (VHDL), for the development of FPGA' s dual-port RAM, can be directly downloaded to the project use.
Update : 2025-02-17 Size : 1kb Publisher : wu
[VHDL-FPGA-Verilog] DWT-VHDL DL : 0: 小波变换的VHDL代码，内带正变换逆变换的测试文件。-Wavelet transform VHDL code, with a positive transformation within the inverse transform of the test file.
Update : 2025-02-17 Size : 18kb Publisher : Janee
[VHDL-FPGA-Verilog] code-vhdl-cho-cpu DL : 0: code VHDL for Advanced Encryption Standard
Update : 2025-02-17 Size : 1.8mb Publisher : trong
[VHDL-FPGA-Verilog] CD-ROM-code-(vhdl) DL : 0: 数字信号处理的fpga实现第2版-光盘代码(vhdl)-Fpga implementation of digital signal processing 2nd Edition- CD-ROM code (vhdl)
Update : 2025-02-17 Size : 261kb Publisher : 周诚

« 12 3 4 5 6 7 8 9 10 ... 50 »