Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - debounce fpga

Search list

[VHDL-FPGA-Verilog] fpga_debounce_filter

Description: fpga debounce filter code in vhdl
Platform: | Size: 39936 | Author: lyle | Hits:

[VHDL-FPGA-Verilog] code-

Description: 消抖代码 应用于fpga 基础实验 常用-Debounce code commonly used in basic experimental fpga
Platform: | Size: 348160 | Author: | Hits:

[VHDL-FPGA-Verilog] keyboard

Description: 使用FPGA verilog语言编写的键盘按键消抖程序，三个按键，控制LED亮灭-Written using the FPGA verilog keyboard debounce procedure, three buttons, the control LED light off
Platform: | Size: 23552 | Author: 徐俊 | Hits:

[VHDL-FPGA-Verilog] pwm_key

Description: 用fpga ep2c8Q208实现的按键可控PWM信号发生器 （按键加了消抖模块，PWM寄存器位宽为32位）-Achieved with the fpga ep2c8Q208 PWM control signal generator key (key plus the debounce module, PWM register bit width is 32 bits)
Platform: | Size: 730112 | Author: Johnny chen | Hits:

[VHDL-FPGA-Verilog] qiangdaqi

Description: 基于VHDL与FPGA的四路抢答器的设计与仿真。主要模块：抢答、竞争冒险、抢答倒计时、加分减分、超时蜂鸣、按键消抖、答题记时等模块-VHDL and FPGA-based four-way Responder Design and Simulation. Main modules: Responder, competition and adventure, answer in the countdown, plus minus points, overtime buzzer, key debounce, and other modules in mind when answering
Platform: | Size: 1540096 | Author: 丫头 | Hits:

[VHDL-FPGA-Verilog] keyscanverilog

Description: 按键消抖实验，体验用FPGA实现 和用单片机实现的不同-Key debounce experiment, experience, and the use of single-chip FPGA implementation to achieve different
Platform: | Size: 195584 | Author: 樊依林 | Hits:

[VHDL-FPGA-Verilog] xiaodou_fpga

Description: fpga的按键消抖程序，用硬件描述语言实现，可以用在按键控制的fpga上。-fpga key debounce procedure, using hardware description language, can be used in the control buttons on the fpga.
Platform: | Size: 349184 | Author: momowang | Hits:

[VHDL-FPGA-Verilog] Debounced-program-FPGA

Description: FPGA消抖程序，用于按键消抖，可作为一个process写入程序-FPGA debounce program for key debounce, the program can be written as a process
Platform: | Size: 1024 | Author: 邓欢 | Hits:

[VHDL-FPGA-Verilog] qjsf

Description: 基于fpga多功能电子时钟设计，按键消抖等处理-Fpga based design of multi-function electronic clocks, and other processing key debounce
Platform: | Size: 249856 | Author: 王 | Hits:

[VHDL-FPGA-Verilog] key_debounce

Description: verilog实现的按键消抖源代码，初学fpga的可以学习下-implementation of key debounce verilog source code, beginners can learn from fpga
Platform: | Size: 349184 | Author: flier | Hits:

[VHDL-FPGA-Verilog] debounce_2_Verilog

Description: 用VerilogHDL编写的按键消抖程序 分频产生100Hz的按键采样时钟,采样时钟周期为10ms, 按键按下后,产生时间为10ms的低电平信号,即LED亮10m-*Project Name :debounce *Module Name :debounce *Target Device :Any Altera FPGA/CPLD Device *Clkin : 50MHz *Desisgner : zhaibin *Date : 2011-11-18 *Version : 2.00 *Descriprion :debounce_VerilogHDL
Platform: | Size: 430080 | Author: ZB | Hits:

[VHDL-FPGA-Verilog] FPGA-debounce

Description: 1. 修改程序完成以下功能：1）四个按键的操作：按键1为“加1”，按键2为“减1”，按键3为”移动” 2)通过按键实现实验箱上8个数码管任意一个数码管数值的加减；3）数码管应为动态扫描。 -Modify the program performs the following functions: 1) the operation of four buttons: Button 1 "plus 1" button 2 "by 1" key 3 "mobile" 2) key to achieve experiments on eight digital control box any a digital value of the addition and subtraction 3) should be dynamic digital scanning.
Platform: | Size: 338944 | Author: 周长明 | Hits:

[Other] DEBOUNCE

Description: DEBOUNCEfpga的实现，运用软件实现数码管的变化-fpga of the
Platform: | Size: 1024 | Author: 关晓宇 | Hits:

[VHDL-FPGA-Verilog] the-elimination-of-key-debounce

Description: 当按一次按健时，由于按健有反应时间、有抖动，可能你按一次机器感应到几次，防抖就是让在按键正常反应时间内机器只感应一次按键效果，防止误操作，本文是基于FPGA的按键防抖程序代码，用的是VHDL语言，内容包括原理，实际操作及源码等。-When you press a pressing health, because according to health have reaction time, jitter, you may press machine senses a few times, image stabilization in the key is to let the normal reaction time machine button only once induced effects, to prevent misuse, the paper is key FPGA-based image stabilization program code, using VHDL language, including theory, practice and source code, etc.
Platform: | Size: 293888 | Author: 李源码 | Hits:

[VHDL-FPGA-Verilog] an_jian_xiao_dou

Description: 基于FPGA的按键消抖设计代码，能实现按键消抖功能-Key debounce FPGA-based design code, to achieve key debounce function
Platform: | Size: 331776 | Author: huang | Hits:

[VHDL-FPGA-Verilog] debounce

Description: 按键消抖是fpga学习 乃至编程语言学习的重要之重 我自己用的一个消抖程序真的很棒 希望对你有用 -Key jitter is an important FPGA learning and even programming language learning important to my own use of a shake out process is really great to be useful to you
Platform: | Size: 6240256 | Author: Gent Liu | Hits:

[Software Engineering] debounce

Description: vhdl code of debounce for fpga . you can open it with xilinx and test it with isim or modelsim, it s a good tutorial for writing your first vhdl code and test bench .
Platform: | Size: 891904 | Author: Milad | Hits:

[Other] 至简设计法--按键消抖

Description: 按键消抖 工程说明 在系统设计中，消除按键抖动的方法五花八门，无论是硬件电路和软件设计都十分成熟。在本项目中，我们将用Verilog语言给出具体实现过程，设计一个程序来检查键值，有效滤除按键抖动区间20 ms的毛刺脉冲。 案例补充说明 在本案例中，我们使用Verilog HDL语言对按键消抖进行了设计，在这个过程中，我们可以了解到不同触发器有不同的工作原理和约束条件，即便是简单的一个按键功能，也有不可忽视的抖动过滤程序，这些都是在以后的设计工作中需要注意的。(Keystroke dithering Engineering description In system design, there are many ways to eliminate the key jitter, both hardware circuit and software design are very mature. In this project, we will use Verilog language to give a specific implementation process, design a program to check the key value, effectively filter the key jitter interval 20 ms burr pulse. Case Supplement In this case, we use Verilog HDL language to key debounce is designed, in this process, we can understand the different trigger principle and different constraints, even a simple button function, also has the noticeable jitter filtering process, these are the need to pay attention to the design in later work.)
Platform: | Size: 47104 | Author: 明德扬科教 | Hits:

[Other] debounce

Description: general debouncer for fpga button input
Platform: | Size: 2048 | Author: jmxnt | Hits:

[VHDL-FPGA-Verilog] 按键去抖电路VHDL描述

Description: 在开发板FPGA：Spartan-3E 系列，型号：XC3S500E，封装：FGT320，速度-4，利用Xilinx ISE软件，利用VHDL软件编写按键去抖电路，包含实验说明以及代码实现VHDL.doc文件,UCF管脚绑定文件(In the FPGA:Spartan-3E development board series, XC3S500E, package: FGT320, speed -4, using Xilinx ISE software, write the debounce circuit by using VHDL software, including experimental description and code to achieve the VHDL.doc file, the UCF pin binding file)
Platform: | Size: 29696 | Author: lixilin | Hits:
« 12 »

CodeBus www.codebus.net