Search - divider verilog code

Search - divider verilog code - List

[VHDL-FPGA-Verilog] Verilog_FPGA_fp DL : 0: 用Verilog实现基于FPGA的通用分频器-using Verilog FPGA-based Universal Frequency Divider
Update : 2025-02-17 Size : 122kb Publisher : xiong
[MPI] arban DL : 0: 这是一个用verilog实现的除法器代码。-This is a realization of the use verilog divider code.
Update : 2025-02-17 Size : 1kb Publisher : arban
[VHDL-FPGA-Verilog] div2 DL : 0: 32位除法器被除数和除数均为16位整数，16位小数商为32位整数，16位小数余数为16位整数，16位小数 Verilog HDL 代码-32 divider dividend and divisor are 16-bit integer, decimal 16 for the 32-bit integer, 16-bit decimal number more than 16 integer, 16-bit decimal Verilog HDL code
Update : 2025-02-17 Size : 1kb Publisher : 李春阳
[VHDL-FPGA-Verilog] divide DL : 0: 除法器的设计本文所采用的除法原理是：对于八位无符号被除数A，先对A转换成高八位是0低八位是A的数C，在时钟脉冲的每个上升沿C 向左移动一位，最后一位补零，同时判断C的高八位是否大于除数B，如是则C的高八位减去B，同时进行移位操作，将C的第二位置1。否则，继续移位操作。经过八个周期后，所得到的C的高八位为余数，第八位为商。从图(1)可清楚地看出此除法器的工作原理。此除法器主要包括比较器、减法器、移位器、控制器等模块。-Divider design used in this paper, the principle of division is: For the eight unsigned dividend A, the first of A into the high-low 8 0 8 is the A number of C, in each clock rising edge to the left C Mobile One, and finally a zero, at the same time to determine whether C is greater than the high-8 divisor B, so is the high C 8 minus B, at the same time shift operation, the location will be C s second one. Otherwise, continue to shift operation. After eight cycles, received a high C for more than eight the number of eighth place for the business. From Figure (1) can clearly see that the divider works. This mainly includes divider comparators, subtraction, and shifter, controller modules.
Update : 2025-02-17 Size : 1kb Publisher : lyy
[VHDL-FPGA-Verilog] Frequency_divider DL : 0: 用VERILOG HDL实现的任意频率分频器源代码，是一个通用的程序-With VERILOG HDL realize arbitrary frequency divider source code, is a generic procedure
Update : 2025-02-17 Size : 131kb Publisher : 洪磊
[VHDL-FPGA-Verilog] 32divider DL : 0: 32位元2進位除法器 -32-bit binary divider 2
Update : 2025-02-17 Size : 2kb Publisher : chen
[VHDL-FPGA-Verilog] div DL : 0: 除法器实验 verilog CPLD EPM1270 源代码-Experimental divider verilog CPLDEPM1270 source code
Update : 2025-02-17 Size : 115kb Publisher : 韩思贤
[VHDL-FPGA-Verilog] SRT DL : 0: verilog code radix-2 SRT divider input [7:0]Dividend input [3:0]Divisor output [4:0]Quotient output [8:0]Remainder -verilog coderadix-2 SRT dividerinput [7:0] Dividend input [3:0] Divisor output [4:0] Quotient output [8:0] Remainder
Update : 2025-02-17 Size : 2kb Publisher : 沙嗲
[ELanguage] 32bit DL : 0: multiplier and divider verilog codes
Update : 2025-02-17 Size : 6kb Publisher : damasqas
[source in ebook] ref DL : 0: non-storing divider in verilog code
Update : 2025-02-17 Size : 1kb Publisher : leo
[VHDL-FPGA-Verilog] verilogfenpinqi DL : 0: verilog分频器代码分为偶数倍分频和奇数倍分频两个verilog源文件附带一个说明文档-divider verilog code for multiple sub-divided into even and odd frequency divider several times with a two verilog source files documentation
Update : 2025-02-17 Size : 2kb Publisher : 王楚宏
[source in ebook] Chapter1-5 DL : 0: 第一章到第五章的代码本书通过100多个模块实例，详细地讲解了Verilog HDL程序设计语言，全书共分13章，内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等，实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench，所举实例具有很强的实用性和代表性，每个实例均给出了介绍、功能分析、程序代码和结果演示。-Chapter to Chapter V of the code in this book through more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, function authentication, etc. Examples include a variety of adder/counter, multiplier/divider, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU, etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and results presentation.
Update : 2025-02-17 Size : 1.51mb Publisher : xiao
[VHDL-FPGA-Verilog] verilog-code DL : 0: 都是verilog代码：多路选择器代码，储存器代码，时钟分频器代码，串并转换电路代码，香农扩展运算代码，ram代码。-MUX code and REGISTER code clock divider code string conversion circuit code, Shannon extended op code, the ram code.
Update : 2025-02-17 Size : 2.33mb Publisher : ponyma
[VHDL-FPGA-Verilog] div_any DL : 0: 任意整数N分频器的verilog代码，N需要代码中进行设置-Any integer N divider verilog code N need to code set
Update : 2025-02-17 Size : 68kb Publisher : 拉绍德封
[Other] verilog_fenpin0 DL : 0: 这是一个verilog分频代码，代码比较简洁.-This is a divider verilog code, the code is relatively simple.
Update : 2025-02-17 Size : 3kb Publisher : min_ming
[VHDL-FPGA-Verilog] divider_32bitdivby16bit DL : 0: verilog代码实现的32位除以16位无符号整数除法器，在别人8位除法器的基础上改进完成，32个时钟周期完成一次运算。-verilog code for 32-bit divided by 16-bit unsigned integer divider it s based on other guy s 8 bit divider verilog code. it need 32 clock cycles to complete an operation.
Update : 2025-02-17 Size : 1kb Publisher : jiang
[VHDL-FPGA-Verilog] SDivider16bit_V120 DL : 0: 循环型除法器Verilog代码，带有8位小数，可使除法器固定长度，缩减时钟开销-Streamlined divider Verilog code, with eight decimal places, make fixed-length divider, reducing the overhead clock
Update : 2025-02-17 Size : 19kb Publisher : Tokeyman
[VHDL-FPGA-Verilog] fenpinjishuqi DL : 0: 本文档包括实现分频的方法以及奇数分频偶数分频的verilog代码经测试可用-This document includes methods to achieve divide and even the odd divider divider verilog code used by the test
Update : 2025-02-17 Size : 13kb Publisher : 韩宝金
[VHDL-FPGA-Verilog] DIVIDER DL : 0: M进制计数器 verilog code for divider-verilog code for divider verilog code for dividerverilog code for divider
Update : 2025-02-17 Size : 2kb Publisher : HP
[VHDL-FPGA-Verilog] Divide DL : 0: This a divider verilog code
Update : 2025-02-17 Size : 1kb Publisher : Kumar

« 12 3 »