Location:
Search - fpga minimum
Search list
Description: Xilinx FPGA最小系统板设计-Xilinx FPGA minimum system board design
Platform: |
Size: 498666 |
Author: lele |
Hits:
Description: Xilinx FPGA最小系统板设计-Xilinx FPGA minimum system board design
Platform: |
Size: 498688 |
Author: lele |
Hits:
Description: ：介绍一种仅使用配置空间设计PCI板卡的方法，使扳卡设计者能比较客易从ISA过渡到
PCI设计，该方法基于FPGA／CPLD，在最小设计模式下，仅使用18个引脚就能实现简易的眦功能
卡。-: A configuration space using only PCI card design approach so that designers can compare cards plate off easy transition from ISA to PCI design, the method is based on FPGA/CPLD, the minimum design mode, only use 18-pin canthus can realize simple function card.
Platform: |
Size: 109568 |
Author: 刘军 |
Hits:
Description: TI DSP最小系统原理图，是protel文档，直接可运用，相当好-TI DSP minimum system schematic is Protel documents, can be used directly, quite good
Platform: |
Size: 23552 |
Author: yxh |
Hits:
Description: fpga上实现的最小是0.5分频的任意分频器-FPGA to achieve the minimum 0.5 hours are arbitrary frequency divider
Platform: |
Size: 1024 |
Author: 王石子 |
Hits:
Description: Altera FPGA Cyclone I EP1C6 EP1C12 最小系统 开发板 -the minimum system of Altera FPGA EP1C6 and or EP1C12
Platform: |
Size: 51200 |
Author: 长官林 |
Hits:
Description: Altera FPGA Cyclone II EP2C5 最小系统 开发板-the minimum system of Altera FPGA EP2C5 and or EP2C8
Platform: |
Size: 588800 |
Author: 长官林 |
Hits:
Description: altera fpga ep3c25器件niosii处理器最小系统，已编译通过，可直接下载-altera fpga ep3c25 processor minimum system niosii device has been compiled through direct download
Platform: |
Size: 582656 |
Author: billfeng |
Hits:
Description: minimum uart Image for transfer image to FPGA then read again by PC
Platform: |
Size: 409600 |
Author: umar |
Hits:
Description: FPGA应用，Altera的FPGA开发板原理图汇集，FPGA最小系统，rs232串口转换，VGA显示-FPGA applications, Altera' s FPGA development board schematic pooling, FPGA minimum system, rs232 serial converter, VGA display etc.
Platform: |
Size: 1720320 |
Author: 吴贵锋 |
Hits:
Description: FPGA应用，Altera的FPGA开发板原理图汇集，FPGA最小系统，rs232串口转换，VGA显示-FPGA applications, Altera s FPGA development board schematic pooling, FPGA minimum system, rs232 serial converter, VGA display etc.-FPGA应用，Altera的FPGA开发板原理图汇集，FPGA最小系统，rs232串口转换，VGA显示-FPGA applications, Altera s FPGA development board schematic pooling, FPGA minimum system, rs232 serial converter, VGA display etc.
Platform: |
Size: 1024 |
Author: xjjjjk |
Hits:
Description: 用PROTEL软件设计的FPGA最小系统板。FPGA的型号为EP1C3-144，需要制作最小系统板的可以参考一下。-PROTEL software design of the FPGA with the minimum system board. FPGA-model EP1C3-144, need to make the minimum system board that can be reference.
Platform: |
Size: 162816 |
Author: shuaige |
Hits:
Description: 在手持式设备的应用中(包括智能电话、相机和 MP3 播放器)，用户大多考虑低功耗、
小尺寸，整个系统中除了处理器外，往往需要提供多种通信接口与存储器接口，用于实现对
硬盘、SD 卡、CF 卡以及 USB 的通信等，用 FPGA 来实现这些接口将会是一种理想的解决
方案。本方案采用 Actel 低功耗的 IGLOO 系列作为处理器(PXA270 或 ARM)的桥接器件和
设备控制器，不仅能够大大简化处理器设计的复杂度，而且 IGLOO 的超低功耗 (最小 5μ
W)以及超小封装(4mm*4mm)给手持式产品带来了前所未有的。 -In the application of handheld devices (including smart phone, camera and MP3 players), users are considering low-power,
Small size, the whole system in addition to the processor, usually need to provide various communication interface and storage interface, used to implement
Hard disk, SD card, CF card and USB communication, etc, to realize these interfaces with FPGA will be an ideal solution
Scheme. The scheme adopts Actel IGLOO of low power consumption PXA270 processor (series as a bridge or ARM) devices and
Equipment controller, can not only greatly simplified, and the complexity of the processor design IGLOO of low power consumption (minimum 5 mu
W) and small package (4mm 4mm*) for handheld product has brought an unprecedented.
Platform: |
Size: 242688 |
Author: zxx359654879 |
Hits:
Description: fpga LCD 最小系统开发板原理图还内存与SRAM-fpga LCD development board schematics minimum system memory and SRAM is also
Platform: |
Size: 139264 |
Author: bisedeng |
Hits:
Description: Cyclone™ FPGA具有锁相环（PLL）和全局时钟网络，提供完整的时钟管理方案。Cyclone PLL具有时钟倍频和分频、相位偏移、可编程占空比和外部时钟输出，进行系统级的时钟管理和偏移控制。Altera® Quartus® II软件无需任何外部器件，就可以启用Cyclone PLL和相关功能。本文将介绍如何设计和使用Cyclone PLL功能。
PLL常用于同步内部器件时钟和外部时钟，使内部工作的时钟频率比外部时钟更高，时钟延迟和时钟偏移最小，减小或调整时钟到输出（TCO）和建立（TSU）时间。
-Cyclone ™ FPGA with a phase-locked loop (PLL) and the global clock network and provide a complete clock management solution. Cyclone PLL with the clock multiplier and divider, phase offset, programmable duty cycle and the external clock output for system-level clock management and offset control. Altera ® Quartus ® II software does not require any external devices, you can enable the Cyclone PLL and related functions. This article describes how to design and use the Cyclone PLL features. PLL clock devices commonly used in the synchronization of internal and external clock, so that the inner workings of the clock frequency higher than the external clock, clock delay and clock skew minimum, reduce or adjust the clock to the output (TCO) and the establishment of (TSU) time.
Platform: |
Size: 553984 |
Author: 裴雷 |
Hits:
Description: Easy FPGA030原理图，对设计FPGA最小系统有很大的帮助。-Easy FPGA030 schematics, FPGA minimum system design is very helpful.
Platform: |
Size: 56320 |
Author: 谭乔来 |
Hits:
Description: FPGA最小系统板设计 内容较详尽 给喜欢FPGA的朋友们一点帮助-Minimum System FPGA board design elements like a more detailed FPGA friends to a little help
Platform: |
Size: 297984 |
Author: 鲁鲁修 |
Hits:
Description: 一个FPGA最小系统设计方案，可供初学者快速入门FPGA学习-An FPGA minimum system design for beginners learning QuickStart FPGA
Platform: |
Size: 645120 |
Author: zhang sir |
Hits:
Description: 本书主要包含四部分内容：FPGA简介，FPGA最小系统，FPGA最小系统的硬件设计，FPGA最小系统的程序设计。-This book consists of four parts: FPGA Profile, FPGA minimum system hardware design FPGA minimum system, FPGA minimum system programming.
Platform: |
Size: 2660352 |
Author: 吕明哲 |
Hits:
Description: fpga最小系统，内含PCB原理图和封装库(FPGA minimum system, containing PCB schematic and package library)
Platform: |
Size: 178176 |
Author: ffffggg
|
Hits: