Location:
Search - h264 verilog
Search list
Description: h264编码源程序,将yuv视频序列编码为h264文件-h264 encoder,encode yuv video series to h264 file
Platform: |
Size: 254976 |
Author: 刘语 |
Hits:
Description: 本书在介绍数字视频和视频编码的基本原理基础上,论述了H264的特点、编码器原理、解码器原理以及编解码器的实现方案。-This book, introducing digital video and video encoding based on the basic principles, discusses the characteristics of H264, encoder principle, the principle of the decoder and codec realization of the program.
Platform: |
Size: 11018240 |
Author: 许菀纯 |
Hits:
Description: H264的VERILOG代码,基本实现了全部的功能-H264 of the Verilog code, the basic realization of all the functions
Platform: |
Size: 7629824 |
Author: 廖洲 |
Hits:
Description: H.264标准解码器全部verilog源码,包括帧内、帧间、变换编码、熵编码、滤波等所有模块-Standard H.264 decoder all verilog source, including intra-, inter-frame, transform coding, entropy coding, filtering all modules
Platform: |
Size: 827392 |
Author: liu |
Hits:
Description: h.264(verilog HDL)
这是基于流水线结构的H.264解码器源码-h.264 (verilog HDL) which is based on the pipeline structure of the H.264 decoder source code
Platform: |
Size: 99328 |
Author: 陈成 |
Hits:
Description: h264 vhdl/verilog implementation on FPGA platform
Platform: |
Size: 16850944 |
Author: ravi |
Hits:
Description: H.264 CAVLC硬體原始碼下載,內附測試檔案。-H.264 CAVLC Hardware Verilog source code
Platform: |
Size: 3268608 |
Author: 李昆憲 |
Hits:
Description: 这是一个描述的文档,教你怎么写Verilog关于H264 的文章那个,考了非常受启发。-This is a description of the document, teach you how to write Verilog that the article on the H264, the test is very enlightening.
Platform: |
Size: 256000 |
Author: 谌敏飞 |
Hits:
Description: h.264 bluespec system verilog source code
Platform: |
Size: 1040384 |
Author: datonglii |
Hits:
Description: H264/AVS中的离散余弦变换DCT以及反离散余弦变换IDCT的Verilog代码-H264/AVS the discrete cosine transform and inverse discrete cosine transform DCT IDCT of Verilog code
Platform: |
Size: 28672 |
Author: 李柏祥 |
Hits:
Description: 本压缩文件包含了h.264压缩算法中的CAVLE的编解码模块(Verilog和VHDL两个版本),包含有仿真的testbench测试文件,综合后可以直接使用-The compressed file contains the h.264 compression algorithm CAVLE codec module (Verilog and VHDL both versions), including a simulation testbench test file, can be used directly to comprehensive post
Platform: |
Size: 604160 |
Author: zhanglong |
Hits:
Description: H264编码 verilog vivado(H264encoder verilog vivado)
Platform: |
Size: 1091584 |
Author: 毕业 |
Hits: