Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - i2S vhdl

Search list

[Other resource] I2S

Description: 这是一个I2S接口的VHDL实现源代码，I2S是一个通用的音频接口。-This is a I2S interface VHDL source code, I2S is a generic audio interface.
Platform: | Size: 1583062 | Author: 孙浩 | Hits:

[VHDL-FPGA-Verilog] I2S

Description: 这是一个I2S接口的VHDL实现源代码，I2S是一个通用的音频接口。-This is a I2S interface VHDL source code, I2S is a generic audio interface.
Platform: | Size: 1583104 | Author: 孙浩 | Hits:

[VHDL-FPGA-Verilog] i2s_master_slave_vhdl

Description: i2s串行线广泛用于音频通信中,这里包括了master和slave的代码.-i2s serial lines widely used in audio communication, here including the master and slave codes.
Platform: | Size: 22528 | Author: hxwf801 | Hits:

[VHDL-FPGA-Verilog] IIS_VHDL

Description: VHDL实现了IIS接口程序，在Quartus II 6.0上编译通过，在板子上可以读取IIS数据-IIS VHDL interface procedures, the Quartus II 6.0 compiled by the board can read data IIS
Platform: | Size: 962560 | Author: 小刚 | Hits:

[Books] I2S

Description: I2S（Inter-IC Sound Bus）是飞利浦公司为数字音频设备之间的音频数据传输而制定的一种总线标准。在飞利浦公司的I2S标准中，既规定了硬件接口规范，也规定了数字音频数据的格式。
Platform: | Size: 54272 | Author: draking | Hits:

[SCM] I2SBUS

Description: 关于I2S总线的权威资料，来源于philips公司。对开发数字音频有用。-I2S bus on the authority of information, from the philips company. Useful for the development of digital audio.
Platform: | Size: 54272 | Author: ZHEJIANG | Hits:

[ARM-PowerPC-ColdFire-MIPS] I2SBUS

Description: I2S Bus Specification
Platform: | Size: 54272 | Author: stkatu | Hits:

[Other] i2s_rel1_2

Description: I2S verilog HDL code including test environment
Platform: | Size: 274432 | Author: richman | Hits:

[VHDL-FPGA-Verilog] spitoi2s3

Description: spi转i2s的verilog程序，fpga是总模块，spi和i2s是子模块，shiftreg是转换-spi transfer i2s the verilog program, fpga is the total module, spi, and i2s is the sub-module, shiftreg is to convert
Platform: | Size: 5120 | Author: steny | Hits:

[VHDL-FPGA-Verilog] audio_codec

Description: i2s协议时飞利浦公司专门为开发音频而开发的协议，这是它的VHDL代码，希望有帮助-i2s agreement, Philips developed specifically for the development of the audio protocol, which is its VHDL code, and want to help
Platform: | Size: 1742848 | Author: 王涛 | Hits:

[Embeded-SCM Develop] i2s_interface.tar

Description: opencore里面的 i2s的VHDL硬件源代码，-The VHDL hardware i2s source code,
Platform: | Size: 245760 | Author: 陈达燕 | Hits:

[Software Engineering] i2s_interface

Description: i2S inteface vhdl source code
Platform: | Size: 271360 | Author: ZES | Hits:

[Multimedia program] i2s_interface_latest.tar

Description: I2S-Schnittstelle f黵 Audio
Platform: | Size: 513024 | Author: babela | Hits:

[Voice Compress] i2sparalell_latest.tar

Description: 音频芯片的i2s格式，用vhdl编程，在quartus ii上汇编并且可综合-I2s format audio chip, with vhdl programming, the compilation in quartus ii and can be integrated
Platform: | Size: 4096 | Author: tanglei | Hits:

[VHDL-FPGA-Verilog] i2s_interface

Description: - I2S top level test bench. Two transmitters and two receivers are instantiated, one each in slave and master mode. Test result is displayed in the log window, there should be no errors.-- I2S top level test bench. Two transmitters and two receivers are instantiated, one each in slave and master mode. Test result is displayed in the log window, there should be no errors.
Platform: | Size: 527360 | Author: Shahzad | Hits:

[VHDL-FPGA-Verilog] I2C

Description: I2S interface in VHDL
Platform: | Size: 862208 | Author: Markus_Withfather | Hits:

[VHDL-FPGA-Verilog] i2s_to_parallel

Description: wm8731音频采集芯片的I2S采集时序的vhdl实现。-wm8731 I2S audio capture chip timing acquisition vhdl implementation.
Platform: | Size: 2048 | Author: 熊晓涵 | Hits:

[Audio program] I2S

Description: 此设计主要是完成音频I2S格式数据流的串并转换和并串转换,用VHDL描述-This design is to complete the audio I2S format data stream serial to parallel conversion and parallel to serial conversion in VHDL
Platform: | Size: 5120 | Author: | Hits:

[VHDL-FPGA-Verilog] i2s_latest

Description: Details Name: i2s Created: Mar 22, 2004 Updated: Jan 10, 2014 SVN Updated: Mar 10, 2009 SVN: Browse Latest version: download Statistics: View Other project properties Category: Communication controller Language: VHDL Development status: Additional info: Design done WishBone Compliant: No License:
Platform: | Size: 5120 | Author: chen | Hits:

[VHDL-FPGA-Verilog] i2s_interface_latest.tar

Description: i2s 接口的vhdl实现，可用于FPGA(i2s interface with VHDL)
Platform: | Size: 513024 | Author: dandanwinnie | Hits:

CodeBus www.codebus.net