Search - ip fft fpga

Search - ip fft fpga - List

[Other] FFT16 DL : 0: 基于FPGA的16点FFT快速傅立叶变换的Verilog源代码。-the FFT implement of Verilog based on FPGA
Update : 2025-02-17 Size : 2kb Publisher : lsd
[ARM-PowerPC-ColdFire-MIPS] FFT_IP DL : 0: Xilinx FPGA 的IP核，实现FFT功能的-Xilinx FPGA IP core, FFT function
Update : 2025-02-17 Size : 410kb Publisher : zxinkai
[VHDL-FPGA-Verilog] fftinterface DL : 0: 电赛一等奖作品：音频信号分析仪的FPGA源码，VHDL编写，Quartus7.1综合，ModelSim6.2g se仿真，应用了opencores.org上的开源FFT IP核，加入了8051总线接口和ram-Xinhua Cup first prize works: audio signal analyzer FPGA source, VHDL prepared, Quartus7.1 integrated, ModelSim6.2g se simulation, application of open source opencores.org on FFT IP core, joined the 8051 bus interface and ram
Update : 2025-02-17 Size : 4.71mb Publisher : 李星
[VHDL-FPGA-Verilog] FFT-IP DL : 0: 介绍了基于FPGA的FFT实现方法，并给出了实例程序，程序通过验证，可以直接使用-FPGA based on the realization of the FFT method, and gives examples of procedures, procedures for the adoption of authentication, can be directly used
Update : 2025-02-17 Size : 2.97mb Publisher : HENRRY
[Other] VHDL_Core_for_1024_Point_Radix_4_FFT_Computation. DL : 0: This paper shows the development of a 1024-point radix-4 FFT VHDL core for applications in hardware signal processing, targeting low-cost FPGA technologies. The developed core is targeted into a Xilinx庐 Spartan鈩?3 XC3S200 FPGA with the inclusion of a VGA display interface and an external 16-bit data acquisition system for performance evaluation purposes. Several tests were performed in order to verify FFT core functionality, besides the time performance analysis highlights the core advantages over commercially available DSPs and Pentium-based PCs. The core is compared with similar third party IP cores targeting resourceful FPGA technologies. The novelty of this work is to provide a lowcost, resource efficient core for spectrum analysis applications.
Update : 2025-02-17 Size : 446kb Publisher : alex
[VHDL-FPGA-Verilog] studyFFTcore DL : 0: 调用FPGA的IP核实现FFT运算，在xilinx的vertex4sx55FPGA的实现-Call FPGA implementation of the IP core FFT computation, in the Xilinx implementation of the vertex4sx55FPGA
Update : 2025-02-17 Size : 1.23mb Publisher : 徐成发
[VHDL-FPGA-Verilog] niosII_cyclone_1c20 DL : 0: IIR、F FT各模块程序设计例程，可做为IP使用，初学者很有用-IIR, FIR, FFT modular design of the routines can be used as IP use, useful for beginners
Update : 2025-02-17 Size : 69kb Publisher : 石林
[Linux-Unix] Linux_bc DL : 0: 对vga接口做了详细的介绍，并且有一 ·三段式Verilog的IDE程序，但只有DMA ·电子密码锁，基于fpga实现，密码正 ·IIR、FIR、FFT各模块程序设计例程， ·基于逻辑工具的以太网开发，基于逻 ·自己写的一个测温元件（ds18b20）的 ·光纤通信中的SDH数据帧解析及提取的 ·VHDL Programming by Example（McGr ·这是CAN总线控制器的IP核，源码是由 ·FPGA设计的SDRAM控制器，有仿真代码 ·xilinx fpga 下的IDE控制器原代码, ·用verilog写的，基于查表法实现的LO ·精通verilog HDL语言编- up:in STD_LOGIC down:in STD_LOGIC run_stop:in STD_LOGIC wai_t: in std_logic_vector(2 downto 0) lift:in std_logic_vector(2 downto 0) ladd: out std_logic_vector(1 downto 0) ) end control
Update : 2025-02-17 Size : 17.82mb Publisher : liuzhou
[VHDL-FPGA-Verilog] FFTVHDl DL : 0: 基于FPGA的fft实现摘要：本系统基于Altera Cyclone II 系列FPGA嵌入高性能的嵌入式IP核(Nios)处理器软核，代替传统DSP芯片或高性能单片机，实现了基于FFT的音频信号分析。-FPGA-based realization of the fft Abstract: This system is based on Altera Cyclone II family of embedded high-performance FPGA embedded IP core (Nios) soft-core processor, chip or replace the traditional high-performance single-chip DSP to realize the audio signals based on FFT analysis .
Update : 2025-02-17 Size : 32kb Publisher : xiang
[Software Engineering] FFT-IP DL : 0: 在FPGA上实现的fft，里面是一个fft的ip核，直接可以用，编译通过，能正常运行-In the FPGA to achieve the fft, there is a nuclear fft of ip, can be used directly, the compiler is passed, to the normal operation of
Update : 2025-02-17 Size : 55kb Publisher : 无
[VHDL-FPGA-Verilog] FFT_verilog DL : 1: verilog实现的FFT变换，经硬件测试其功能与Altera的FFT IP核相近-verilog implementation FFT transform, through hardware, test its functionality with Altera' s FFT IP core similar to
Update : 2025-02-17 Size : 604kb Publisher : culun
[VHDL-FPGA-Verilog] fftip DL : 0: Quartus中fft ip core的使用-Quartus in the use of fft ip core
Update : 2025-02-17 Size : 439kb Publisher : mikecool
[Program doc] d DL : 0: IP核应用，详细的介绍了关于FPGA中IP核的应用-IP core application, a detailed presentation on the application of FPGA in the IP core ,,,,,,
Update : 2025-02-17 Size : 689kb Publisher : 洪依
[VHDL-FPGA-Verilog] FPGA_FFT DL : 0: 基于IP核的FPGA FFT算法模块的设计与实现在QUATUSII下实现-IP-based core module FPGA FFT algorithm design and implementation be achieved in QUATUSII
Update : 2025-02-17 Size : 217kb Publisher : linxing
[VHDL-FPGA-Verilog] pipelined_fft_256_latest DL : 0: FFT的ip核，是256位的，可以用在FPGA上进行FFT操作。-FFT' s ip core, is 256, and can be used in FPGA on FFT operation.
Update : 2025-02-17 Size : 217kb Publisher : 张飞
[VHDL-FPGA-Verilog] fftip DL : 0: 2008-2009年优秀硕士论文之：基于FPGA的高性能32位浮点FFT IP核的开发-Outstanding Master' s thesis 2008-2009: FPGA-based high-performance 32-bit floating-point FFT IP core development
Update : 2025-02-17 Size : 18.26mb Publisher : dawei
[VHDL-FPGA-Verilog] fft_2011_3_23(COMPLETE-FFT1024) DL : 0: VERILOG FFT IP核调用，以及其控制文件-VERILOG FFT IP core call, as well as its control file
Update : 2025-02-17 Size : 20.01mb Publisher : 贾斌
[VHDL-FPGA-Verilog] fft_ug DL : 0: altera的FFT IP核的用户手册，介绍了如何使用ALTERA IP核生成FFT核，如何设置参数并讲述了如何仿真，适用于通信方面的FPGA设计工程师，学生。-altera' s FFT IP core user manual describes how to use the ALTERA IP core generated FFT core, how to set parameters and describes how to simulate, for communications, FPGA design engineers, students.
Update : 2025-02-17 Size : 1011kb Publisher : zhangdong
[Other] FFT v1 DL : 0: IP core fft verilog code example
Update : 2025-02-17 Size : 5.5mb Publisher : mrv
[VHDL-FPGA-Verilog] exp_fft_test_724 DL : 0: 在quartus软件中调用FFT的IP核，编辑IP核的驱动模块，使得IP核读入数据进行处理，输出数据。使用modelsim进行联合仿真。(In the quartus software, the IP kernel of FFT is called, and the driver module of the IP kernel is edited, so that the IP kernel is read into the data for processing and output data. Use Modelsim for joint simulation.)
Update : 2025-02-17 Size : 26.28mb Publisher : XHF72

« 12 »