Welcome![Sign In][Sign Up]
Location:
Search - ip vhdl

Search list

[SourceCodeturbo码 IP core

Description: turbo码 IP core, VHDL编写,Altera公司的,用于信道编码中turbo码的译码
Platform: | Size: 155967 | Author: zhhzhhj@163.com | Hits:

[VHDL-FPGA-VerilogUSB 1.1 IP-CORE和设计范例 VHDL源代码

Description: USB 1.1 IP-CORE和设计范例 VHDL源代码-Sample program for USB1.1 IP core design, VHDL source code
Platform: | Size: 425984 | Author: ken | Hits:

[VHDL-FPGA-VerilogIP core

Description: VHDL ip core的设计,软核的设计方法-VHDL core of the design, soft-core design
Platform: | Size: 414720 | Author: 周贤 | Hits:

[VHDL-FPGA-VerilogFFT变换的IP核的源代码 VHDL~

Description: FFT变换的IP核的源代码 VHDL~-FFT IP core of the source code for VHDL ~
Platform: | Size: 31744 | Author: 陈旭 | Hits:

[VHDL-FPGA-Verilog经典高速乘法器IP

Description: 乘法器是硬件设计中的很常见也很重要的一个模块,它的VHDL硬件实现很好的解决了软件编程中做乘法速度慢的问题,在实时高速系统应用中或DSP软核或数字信号处理硬件实现算法中,经常能使用到乘法器,所以经典的高速乘法器IP 很有参考价值-Multiplier is a common and important module in hardware designing.Its VHDL addresses the low speed of multiplication in software programming. Multiplier is often used in real-time high-speed system application , DSP soft core or hardware implementation of digital signal processing,so it is worthful to know classic high-speed multiplier IP
Platform: | Size: 309248 | Author: czy | Hits:

[ARM-PowerPC-ColdFire-MIPSAltera的IP源码8237

Description: 名鼎鼎的Synopsys公司出的8051IP Core VHDL语言编写,能被keilC51支持-renowned name of the company Synopsys 8051IP Core VHDL language, support can be keilC51
Platform: | Size: 207872 | Author: 上面的 | Hits:

[Static controlipcore51

Description: 51核,用VHDL编写,通过FPGA验证-51 nuclear, prepared with VHDL, FPGA verification
Platform: | Size: 977920 | Author: 汪平 | Hits:

[Post-TeleCom sofeware systemsVHDL_multiplexer

Description: 个人认为比较使用的几个VHDL源码之四multiplexer的源码-personally think that the use of the relatively few VHDL source 4 multiplexer the source
Platform: | Size: 2048 | Author: xingqiba | Hits:

[VHDL-FPGA-VerilogVHDL_Memory_Library_Code

Description: 通用存储器VHDL代码库,The Free IP Project VHDL Free-FIFO, Quartus standard library. -generic VHDL code for memory, The Free Project VHDL IP Free-FIFO, Quartus standard library.
Platform: | Size: 23552 | Author: Jawen | Hits:

[Other8051_ip_core

Description: 8051微控制器的ip 核的vhdl源代码,其中包含了相应的测试程序.-8051 micro-controller ip nuclear vhdl source code, which contains the corresponding test procedures.
Platform: | Size: 339968 | Author: 大为 | Hits:

[VHDL-FPGA-Verilogmc8051-VHDL

Description: VHDL实现 8051 CPU核 Oregano Systems 8-bit Microcontroller IP-Core-VHDL 8051 CPU nuclear Oregano Systems 8-bit Mic rocontroller IP-Core
Platform: | Size: 614400 | Author: 陈同 | Hits:

[Compress-Decompress algrithmsfft

Description: VHDL语言编写的fft变换的ip核代码 对算法感兴趣的可以-VHDL language fft transform algorithm ip core code can be interested in
Platform: | Size: 459776 | Author: liujl | Hits:

[VHDL-FPGA-VerilogVHDL-vga_core(vhdl)

Description: VHDL-vga_core(vhdl).rar FPGA上实现 VGA的IP(VHDL)-VHDL-vga_core (vhdl). RarFPGA realize VGA on the IP (VHDL)
Platform: | Size: 458752 | Author: nanotalk | Hits:

[VHDL-FPGA-VerilogPS2-IP-CORE-VHDL

Description: 一个PS2 IP CORE(VHDL) for FPGA-A PS2 IP CORE (VHDL) for FPGA
Platform: | Size: 26624 | Author: nanotalk | Hits:

[VHDL-FPGA-Verilogip_fft128

Description: 128点fft的IP核vhdl源代码,另有其控制代码。-128 point fft s IP core VHDL source code, while its control code.
Platform: | Size: 7168 | Author: 戈立军 | Hits:

[Other Embeded programip

Description: usart的verilog代码.rar 包括很多的FPGA ip 源码,可以直接应用 uart_vhdl.zip sl811usb包含源程序.rar mc8051_design.zip mcpu_1[1].05.zip minicpu.zip mmc_lark_original.zip -USART the Verilog code. rar, including many of the FPGA ip source, can be applied directly uart_vhdl.zipsl811usb contains the source code. rarmc8051_design.zipmcpu_1 [1] .05. zipminicpu.zipmmc_lark_original.zip
Platform: | Size: 5391360 | Author: 钟阳 | Hits:

[VHDL-FPGA-Verilog8051-vhdl-code

Description:
Platform: | Size: 98304 | Author: 周华茂 | Hits:

[VHDL-FPGA-Verilog8051Core

Description: 8051IP内核的源码,内有vhdl源代码,希望对大家有帮助-8051IP kernel source code, with VHDL source code, I hope all of you help
Platform: | Size: 1146880 | Author: sylivian | Hits:

[USB developusb_funct

Description: usb2.0 ip 文挡齐全,并已经过FPGA的验证,希望大家支持-usb2.0 ip complete text block, and has been FPGA verification, I hope you will support
Platform: | Size: 208896 | Author: kin | Hits:

[VHDL-FPGA-Verilog15-IP-core

Description: 15个免费的IP核 IP核源代码 -15 IP cores
Platform: | Size: 4579328 | Author: chris | Hits:
« 12 3 4 5 6 7 8 9 10 ... 24 »

CodeBus www.codebus.net