Search - serial vhdl

Search - serial vhdl - List

[VHDL-FPGA-Verilog] 用VHDL语言在CPLD上实现串行通信 DL : 0: 用VHDL语言在CPLD上实现串行通信-using VHDL on the CPLD Serial Communication
Update : 2025-02-17 Size : 4kb Publisher : 陈旭
[VHDL-FPGA-Verilog] 标准的串口通讯设计VHDL DL : 0: 标准的异步串口通讯设计程序——基于VHDL编程-communication design programme of standard asynchronous serial port base on VHDL programme
Update : 2025-02-17 Size : 10kb Publisher : 于飞
[VHDL-FPGA-Verilog] chengxu(vhdl) DL : 0: 这是用VHDL编写的FPGA与计算机进行串口通信的程序和一个LED程序-VHDL and FPGA prepared by the computer serial communication procedures and an LED procedures
Update : 2025-02-17 Size : 536kb Publisher : 黄鹏飞
[VHDL-FPGA-Verilog] uart-verilog-vhdl DL : 0: 拿verilog和vhdl编写的串口通信代码(可综合)-with vhdl and verilog prepared by the serial communication code (synthesis)
Update : 2025-02-17 Size : 288kb Publisher : 刘索山
[VHDL-FPGA-Verilog] RS232 DL : 0: xilinx Sparten3E 串行通信及lcd字符显示-xilinx Sparten3E characters serial communication and lcd display
Update : 2025-02-17 Size : 2kb Publisher : ronghy
[VHDL-FPGA-Verilog] uart_vhdl DL : 0: vhdl的异步串口代码，可以方便以致在不同的FPGA中-asynchronous serial VHDL code, can easily result in different FPGA in
Update : 2025-02-17 Size : 18kb Publisher : 李冰
[VHDL-FPGA-Verilog] uart(serial)-200792511240998 DL : 0: 基于vhdl 的串行接口具有完整的程序-VHDL-based serial interface with a complete process
Update : 2025-02-17 Size : 259kb Publisher : weixing
[VHDL-FPGA-Verilog] uart DL : 0: 串口通讯协议，你您可以自己建个工程，再将需要的VHDL文本，添加到工程中，理解程序在仿真！-Serial communication protocol, you can build your project, and then need VHDL text, added to the project, understand the procedures in the simulation!
Update : 2025-02-17 Size : 10kb Publisher : 张亚伟
[VHDL-FPGA-Verilog] 080513154000 DL : 0: 并行转串行的VHDL描述：基于FPGA的SPI发送模块的设计-Parallel to serial VHDL description: Based on the FPGA to send the SPI module
Update : 2025-02-17 Size : 93kb Publisher : yaoqinghua
[VHDL-FPGA-Verilog] serial DL : 0: 串行口数据传输实验，vhdl源代码，完成信号发生，串并转换，检测电路-Serial port data transmission experiment, vhdl source code, complete the signal occurred, SERDES, detection circuit
Update : 2025-02-17 Size : 1kb Publisher : yew
[VHDL-FPGA-Verilog] uart_serial DL : 0: UART接口的VHDL源代码，成功应用于SOC项目开发中，请勿用于商业用途。-UART interface of the VHDL source code, successfully applied in the development of SOC projects, not for commercial purposes.
Update : 2025-02-17 Size : 12kb Publisher : xiaojian
[VHDL-FPGA-Verilog] uart_v11 DL : 0: uart串口的vhdl语言程序。本人调试过，非常好用-serial UART VHDL Language Program. I debug, and very easy to use
Update : 2025-02-17 Size : 42kb Publisher : hjj
[VHDL-FPGA-Verilog] RS232uart(VHDL) DL : 0: 256字节深度的RS232串口程序,共分4个模块,顶层文件\FIFO程序\串口收和串口发.经过测试已用于产品.可靠!-Depth of 256-byte Serial RS232 procedures, divided into four modules, top-level document procedures FIFO serial and serial-fat collection. After the test has been used in products. Reliable!
Update : 2025-02-17 Size : 5kb Publisher : 温海龙
[VHDL-FPGA-Verilog] VHDL-SPI-Module.doc DL : 0: 本spi参数化通讯模块是一个支持SPI串行通信协议从协议的SPI从接口。可通过改变参数设置传输的位数，由外部控制器给定脉冲控制传输。-The parameters of spi communication module is a support SPI serial communication protocol from the agreement from the SPI interface. By changing the parameter settings can be transmitted over the median, given by an external controller to control transmission pulse.
Update : 2025-02-17 Size : 37kb Publisher :
[Windows Develop] parell_to_serial DL : 0: 该模块主要完成并串转换功能。其中system_clk是输入并行时钟的频率，它是串行时钟serial_clk的八倍。byte_data_en是输入并行数据使能信号，byte_data是输入并行数据。serial_data是转换后的串行数据，bit_data_enable是串行数据有效信号。-The module main is completed and the string conversion functions. System_clk which is an input parallel clock frequency, it is the serial clock serial_clk eight times. byte_data_en is a parallel data input enable signal, byte_data is a parallel data input. serial_data is converted serial data, bit_data_enable is the serial data signal.
Update : 2025-02-17 Size : 1kb Publisher : huangdecheng
[VHDL-FPGA-Verilog] uart DL : 0: VHDL语言编写的全功能串口模块（包含DTR，RTS等管脚），在CPLD器件上测试通过-VHDL language, full-featured serial modules (including DTR, RTS pin, etc.), in the CPLD device test
Update : 2025-02-17 Size : 218kb Publisher : 李特威
[VHDL-FPGA-Verilog] serial DL : 0: 基于VHDL的串口通信基于VHDL的串口通信-VHDL-based serial communication based on VHDL Serial Communication
Update : 2025-02-17 Size : 369kb Publisher : 戴明
[Embeded-SCM Develop] serial DL : 0: -- 本模块的功能是验证实现和PC机进行基本的串口通信的功能。需要在 --PC机上安装一个串口调试工具来验证程序的功能。 -- 程序实现了一个收发一帧10个bit（即无奇偶校验位）的串口控 --制器，10个bit是1位起始位，8个数据位，1个结束 --位。串口的波特律由程序中定义的div_par参数决定，更改该参数可以实 --现相应的波特率。程序当前设定的div_par 的值是0x104，对应的波特率是 --9600。用一个8倍波特率的时钟将发送或接受每一位bit的周期时间 --划分为8个时隙以使通信同步. --程序的工作过程是：串口处于全双工工作状态，按动SW0，CPLD向PC发送“welcome" --字符串（串口调试工具设成按ASCII码接受方式）；PC可随时向CPLD发送0-F的十六进制 --数据，CPLD接受后显示在7段数码管上。-- The module s function is to verify the implementation and the basic PC-to serial communication functions. Required at - PC machine on the installation of a serial debugging tools to verify the function of the procedure. - Implementation of a program to send and receive a 10 bit (that is, no parity bit) Serial Control - System, and 10 bit is a start bit, 8 data bits, 1 Ending - Bit. Serial Porter law procedures defined by the parameters div_par decision to change the parameters can be real - Is the corresponding baud rate. Procedures set div_par the current value is 0x104, the corresponding baud rate are - 9600. 8 times the baud rate with a clock will be sent or received every bit of the cycle time - Is divided into eight time slots in order to enable synchronous communication. - Procedures for work processes are: full-duplex serial port in job status, rather than pressing SW0, CPLD to the PC to send "welcome" - String (serial debug tools is set to accept by way of A
Update : 2025-02-17 Size : 64kb Publisher : johnson
[Other] serial DL : 0: 利用VHDL语言编写的串口程序，可以在Quartus2环境下编译下载-Use the serial language VHDL program can be compiled in an environment Quartus2 Download
Update : 2025-02-17 Size : 328kb Publisher : 爱涛
[VHDL-FPGA-Verilog] par_serial-and-serial_par-VHDL DL : 0: 并入串出移位寄存器和8路并行输出串行移位寄存器的VHDL代码，经Quartus II 5.1验证可用-String into a shift register and 8-way parallel output serial shift register of the VHDL code, the Quartus II 5.1 can be used to verify
Update : 2025-02-17 Size : 1kb Publisher : 随风

« 12 3 4 5 6 7 8 9 10 ... 35 »