Search - simple_clock_VHDL

Search - simple_clock_VHDL - List

[Other resource] simple_clock_VHDL DL : 0: (1)具有时、分、秒计数显示功能，小时为24进制，分钟和秒为60进制。（2）可以根据需要设置复位、清零、置位等功能。 -(1) with time, minutes and seconds count display, 229 hours for 24, 50 minutes and 60 seconds for the 229. (2) can be reset according to the need, resetting, home spaces, and other functions.
Update : 2008-10-13 Size : 8.6kb Publisher : 鲁京
[VHDL-FPGA-Verilog] simple_clock_VHDL DL : 0: (1)具有时、分、秒计数显示功能，小时为24进制，分钟和秒为60进制。（2）可以根据需要设置复位、清零、置位等功能。 -(1) with time, minutes and seconds count display, 229 hours for 24, 50 minutes and 60 seconds for the 229. (2) can be reset according to the need, resetting, home spaces, and other functions.
Update : 2025-03-15 Size : 8kb Publisher :