Welcome![Sign In][Sign Up]
Location:
Search - uart re

Search list

[Linux-Unixread_writer_uart

Description: 简单的linux 下的uart串口读写测试程序员代码,再rs3 rs4 arm9 下调试通过-simple linux under the uart serial literacy tests programmers code, rs3 rs4 again under debugging through arm9
Platform: | Size: 3072 | Author: zhangning | Hits:

[SCMUART_Recv

Description: 基于msp430的软件模拟串口接收程序(在MSP430F147型单片机上成功实现)-Controller Based on the simulation software serial receiver (the MSP430F147 MCU- successful realization)
Platform: | Size: 1024 | Author: 舒华 | Hits:

[assembly languageuart

Description: 一个通用的RS232串口程序,其是把以OX55开头,以0XAA结束的中间字符数小于五的数据包重发给PC机。-RS232 serial port of a generic procedure, which is to the beginning of OX55 to 0xaa between the end of the number of characters is less than five data packets re-sent to PC.
Platform: | Size: 6144 | Author: long | Hits:

[VHDL-FPGA-Veriloguart_regs

Description: 串行通讯ip核,经过仿真验证,综合,可以参考使用-Serial communication ip nuclear, through simulation, synthesis, can refer to the use of
Platform: | Size: 940032 | Author: ltlt | Hits:

[SCMsprom

Description: 430单片机自升级程序,这段程序已经成功应用,可以直接使用,换单片机后须重新设定串口和缓冲区-Singlechip 430 since the upgrade process, this procedure has been successfully applied, can be directly used for single-chip to be re-set after the serial port and buffer zones
Platform: | Size: 3072 | Author: 小铁 | Hits:

[SCMAVRcCode

Description: 本程序是运行于AVR单片机ATmel128上的数据采集程序,并实现了基于uart的数据通信功能。可供学习开发AVR单片机程序的人员研究和再次开发-This procedure is running on the AVR Single Chip Data Acquisition ATmel128 procedures, and to achieve uart-based data communication functions. AVR for single-chip development to learn procedures and re-development of research staff
Platform: | Size: 53248 | Author: 祝睿杰 | Hits:

[VHDL-FPGA-VerilogUart_test2

Description: 周立功 SOPC嵌入式系统实验教材,用HAL API函数来访问UART;读入一串字符再输出。-SOPC Ligong week experimental materials embedded systems with HAL API function to access the UART read into a string of characters re-exported.
Platform: | Size: 1024 | Author: 兰亮 | Hits:

[ARM-PowerPC-ColdFire-MIPSbasic

Description: 飞思卡尔MPC5554 target To build your project, use the menu Project > Make or press F7. This will build the selected target.-This is release 1.00 of the eTPU function set1. The package contains the binary image of the eTPU code for the CPU to use, the source code and the interface files for the function APIs. This release contains the GPIO, PWM, UART, QOM, SM and SPI functions which have passed testing (the PWM function has had DMA requests added but has not been re-tested yet). In addition to support development work with the eTPU the IC and PPA functions are also included. These functions are being tested and should be considered prototypes only be used for testing.
Platform: | Size: 206848 | Author: 陈辰 | Hits:

[ARM-PowerPC-ColdFire-MIPSuart_rt

Description: stm8的uart的收发例程,利用中断,将接收的字符,重新发出去-stm8 the uart to send and receive routines, the use of interrupts, will receive the characters, re-issued to
Platform: | Size: 26624 | Author: shanyao | Hits:

[VHDL-FPGA-VerilogUART

Description: (1)在FPGA上设计UART接收模块实现从PC接收串口数据(RS232串口通信); (2)在FPGA上设计UART发送模块,把从PC接收的数据的16进制值加1再发送给PC; -(1) Design UART receiver module receives serial data (RS232 serial communication) the PC to the FPGA (2) Design UART transmit module on FPGA, the hexadecimal value of the data received the PC plus one re-sent to the PC
Platform: | Size: 576512 | Author: shan | Hits:

[VHDL-FPGA-VerilogUART

Description: 在DE2开发板上实现串口收发设计,系统时钟频率为50MHz,reset信号低电平有效,输入数据最高位为1时按位取反再输出-Achieve serial transceiver design DE2 board, the system clock frequency of 50MHz, reset active low signal, the input data is the most significant bit is 1. Bitwise re-export Google 翻译(企业版):译者工具包网站翻译器全球商机洞察 关于 Google 翻译社区移动Google 大全隐私权和使用条款帮助发送反馈
Platform: | Size: 2048 | Author: zhangmin | Hits:

[VHDL-FPGA-VerilogURAT

Description: 在ISE环境下,用VHDL语言实现RS232串口设计,实现串口通信。通过串口调试工具向 0000000UART发送16进制数,FPGA将UART接收到的串行数据转换为并行数据,并在8个 LED灯上输出显示;同时,并行数据又被重新转换为串行数据,重新送给RS-232接口,并在 串口调试工具上再次显示,SW0为复位键。 比如:串口调试工具发送两位16进制数,然后能在LED上显示,并且重新在串口调试工 具上显示。串口调试工具设置:波特率设为9600,默认奇校验。-In the ISE environment, using VHDL language RS232 serial port design, serial communication. Through the serial debugging tool to 0000000UART Send a hexadecimal number, FPGA serial data received by the UART converted to parallel data, and 8 LED lights on the output display the same time, parallel data has been re-converted to serial data, re-sent to the RS-232 interface, and in Serial debugging tools on the show again, SW0 for the reset button. For example: serial debugging tool to send two 16 hexadecimal number, and then can be displayed on the LED, and re-debugging in the serial port With a display. Serial debugging tool settings: baud rate is set to 9600, the default odd parity.
Platform: | Size: 403456 | Author: panda | Hits:

CodeBus www.codebus.net