Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - verilog finite field multiplier

Search list

[VHDL-FPGA-Verilog] GFmultiply

Description: Verilog hdl语言 伽罗华域GF（q）乘法器设计，可使用modelsim进行仿真-Language Verilog hdl Galois field GF (q) multiplier design, can use the ModelSim simulation
Platform: | Size: 2048 | Author: 许立宾 | Hits:

[VHDL-FPGA-Verilog] ff_const_mul

Description: 常系数有限域乘法器，verilog DHL源码-Constant coefficient finite field multiplier, verilog DHL source
Platform: | Size: 1024 | Author: 韩卫平 | Hits:

[VHDL-FPGA-Verilog] RS(204-188)decoder_verilog

Description: 采用verilog实现的有限域GF(28)弱对偶基乘法器，本原多项式: p(x) = x^8 + x^4 + x^3 + x^2 + 1 ，多项式基: {1, a^1, a^2, a^3, a^4, a^5, a^6, a^7}，弱对偶基: {1+a^2, a^1, 1, a^7, a^6, a^5, a^4, a^3+a^7}-Verilog achieved using the finite field GF (28) weak dual basis multiplier
Platform: | Size: 14336 | Author: 刘建涛 | Hits:

CodeBus www.codebus.net