Description: 论文格式,内含Viterbi编解码器的完整vhdl代码,文件为.nh格式-paper format that includes Viterbi Decoder complete VHDL code for the document. Nh format Platform: |
Size: 3784809 |
Author:鲁东旭 |
Hits:
Description: 提供了一个硬判决的viterbi译码器(2,1,3)
有源程序及算法描述,未成定稿,只供参考
(vhdl 语言描述)
-provided a hard decision of the Viterbi Decoder (2,1, 3) the source code and the algorithm description, from his position as final, for reference (vhdl Description Language) Platform: |
Size: 3344105 |
Author:潘 应 云 |
Hits:
Description: Viterbi译码器的FPGA实现代码,来在国外大学论坛.-Viterbi decoder implementation of the FPGA code to the Forum at foreign universities. Platform: |
Size: 8192 |
Author:蔡敏 |
Hits:
Description: verilog程序,实现了(2,1,4)卷积码编码,和基于回溯算法的维特比译码器-verilog program to achieve the (2,1,4) convolutional code encoding, and algorithm based on the back of the Viterbi decoder Platform: |
Size: 3072 |
Author:xiongherui |
Hits:
Description: Fpga Based Enviuronemen
paper format that includes Viterbi Decoder complete VHDL code for the document . Nh format -Fpga Based Enviuronemen
paper format that includes Viterbi Decoder complete VHDL code for the document
paper format that includes Viterbi Decoder complete VHDL code for the document. Nh format Platform: |
Size: 1106944 |
Author:awa |
Hits:
Description: paper format that includes Viterbi Decoder complete VHDL code for the document. Nh format paper format that include s Viterbi Decoder complete VHDL code for the document. Nh format paper format that includes Viterbi Decoder complete VHDL code for the document. Nh format -paper format that includes Viterbi Decoder complete VHDL code for the document. Nh format paper format that includes Viterbi Decoder complete VHDL code for the document. Nh format paper format that includes Viterbi Decoder complete VHDL code for the document. Nh format paper format that includes Viterbi Decoder complete VHDL code for the document. Nh format Platform: |
Size: 431104 |
Author:awa |
Hits:
Description: 编码方式为213的Viterbi卷积码编码器和译码器的FPGA的实现,包含整个QuartusII的工程文件,解码方式为寄存器交换法-Encoding for the 213 convolutional code encoder and Viterbi decoder FPGA realization of the project file that contains the entire QuartusII, decoding method for the register exchange Platform: |
Size: 2668544 |
Author:jenny |
Hits: