Description: MIPS处理器VHDL代码,实现加法,减法乘除等运算,可综合,-MIPS processor VHDL code, realize adder, subtraction multiplication and division and other operations can be integrated, Platform: |
Size: 6144 |
Author:陈丰 |
Hits:
Description: 此程序采用VHDL语言,完成在16位十六进制加法器的基础上将输出进行BCD码转换,实现输出是BCD码的16位二进制加法器-This procedure using VHDL language, completed in 16-bit hexadecimal adder based on output BCD code conversion, the realization of output is BCD code of 16 binary adder Platform: |
Size: 1024 |
Author:韩善华 |
Hits:
Description: 此程序采用VHDL语言,完成在32位十六进制加法器的基础上将输出进行BCD码转换,实现输出是BCD码的32位二进制加法器-This procedure using VHDL language, completed in 32-bit hexadecimal adder based on output BCD code conversion, the realization of output is BCD code of 32 binary adder Platform: |
Size: 1024 |
Author:韩善华 |
Hits:
Description: 此程序源码使用VHDL语言,完成在32位十六进制加法器的基础上将输出出进行BCD码转换,实现输出是BCD码的32位二进制加法 可直接使用。
-This program source code using VHDL language, completed on the basis of 32-bit hexadecimal adder output BCD code conversion, the output is a 32-bit binary adder BCD code can be used directly. Platform: |
Size: 1024 |
Author:分配 |
Hits: