Search - vhdl s

[Develop Tools] 可编程逻辑系统的VHDL设计技术_0

Description: 可编程逻辑系统的VHDL设计技术,该本书首先对VHDL语言进行了阐述,然后用alter公司的产品进行举例!-programmable logic system VHDL design technology, the first book of VHDL expounded, and then alter the company's products, for example!
Platform: | Size: 11019638 | Author: 高操 | Hits:

[Embeded-SCM Develop] VHDL

Description: MARS-7128-S CPLD开发板VHDL 源码
Platform: | Size: 2561952 | Author: 史蒙克 | Hits:

[Other resource] Original-8051 Vhdl Model

Description: 這是Originl公司出的8051 VHDL source code.-It s a 8051 VHDL source code issued by Original.
Platform: | Size: 225275 | Author: ㄚ福 | Hits:

[VHDL-FPGA-Verilog] R-S触发器

Description: R-S触发器的vhdl语言描述
Platform: | Size: 341 | Author: 798291651@qq.com | Hits:

[VHDL-FPGA-Verilog] Original-8051 Vhdl Model

Description: 這是Originl公司出的8051 VHDL source code.-It s a 8051 VHDL source code issued by Original.
Platform: | Size: 225280 | Author: ㄚ福 | Hits:

[Books] 可编程逻辑系统的VHDL设计技术_0

Description: 可编程逻辑系统的VHDL设计技术,该本书首先对VHDL语言进行了阐述,然后用alter公司的产品进行举例!-programmable logic system VHDL design technology, the first book of VHDL expounded, and then alter the company's products, for example!
Platform: | Size: 11019264 | Author: 高操 | Hits:

[VHDL-FPGA-Verilog] spi

Description: VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and the "slave". Typically both the -- master and slave have an 8 bit shift register so the combined -- register is 16 bits. When an SPI transfer takes place, the master and -- slave shift their shift registers 8 bits and thus exchange their 8 -- bit register values.-SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the
Platform: | Size: 65536 | Author: 阿飞 | Hits:

[VHDL-FPGA-Verilog] sin

Description: sin產生器，可以於VHDL產生sin之數值波形，進而輸出至dac做轉換-sin generator can produce sin in VHDL of the numerical waveform, and then make the conversion output to dac
Platform: | Size: 1084416 | Author: lin | Hits:

[Data structs] vhdl

Description: 设计一个由甲、乙双方参赛，有裁判的3人乒乓球游戏机-Design of an A, B or both sides participating, there are 3 referee s table tennis game
Platform: | Size: 2048 | Author: 李萧 | Hits:

[VHDL-FPGA-Verilog] SPI_collect

Description: 有关SPI的vhdl实现。包括SPI官方协议，几篇开发时用到的论文，附加了中文注释的SPI IPcore，还有一个经过简化的master mode的SPI实现的vhdl代码-Related to the VHDL SPI realize. Including SPI official agreement, when used to develop several theses, Chinese notes attached SPI IPcore, there is a simplified master mode the SPI realize the VHDL code
Platform: | Size: 1334272 | Author: danielmu | Hits:

[assembly language] VHDLjianfaqi

Description: 这是一个利用MAX PULL 制作的VHDL的减法器的程序如果有需要仿真图的请叫站长联系我-This is a MAX PULL produced using VHDL s process of subtraction, if necessary simulation diagram contact me please call station
Platform: | Size: 1024 | Author: 郭明磊 | Hits:

[VHDL-FPGA-Verilog] ref-ddr-sdram-vhdl

Description: 基于VHDL编写的DDR-SDRAM控制器的编程，目前是业界常用的RAM控制器-VHDL prepared based on the DDR-SDRAM controller programming, is currently the industry s commonly used RAM controller
Platform: | Size: 1031168 | Author: wfs | Hits:

[VHDL-FPGA-Verilog] spi_master_control

Description: VHDL SPI 控制器FPGA官网提供-VHDL SPI controller FPGA to provide official website
Platform: | Size: 670720 | Author: lonely_vv | Hits:

[VHDL-FPGA-Verilog] VHDL

Description: 双口RAM模块源代码（VHDL）,用于开发FPGA的双口RAM，可以直接下载到工程中使用。-Dual-port RAM module source code (VHDL), for the development of FPGA' s dual-port RAM, can be directly downloaded to the project use.
Platform: | Size: 1024 | Author: wu | Hits:

[Other] The-vhdl-gold-reference-guide

Description: 是一个公司内的资料，介绍了vhdl的常用语法结构，并说明了一些平时很少注意到的问题，是对vhdl学习的很好补充-A company' s information on the vhdl common grammatical structure, and explains some of the problems usually little attention is a good supplement to learn vhdl
Platform: | Size: 182272 | Author: lideli5 | Hits:

[VHDL-FPGA-Verilog] VHDL-snake

Description: 一篇关于如何用VHDL做贪食蛇的游戏,内有源码.-An article on how to use VHDL to do Snake s game, there are source code inside .
Platform: | Size: 1747968 | Author: tony.wang | Hits:

[VHDL-FPGA-Verilog] VHDL-based-design-of-SPI

Description: 基于VHDL的串行同步通信SPI设计本设计是用Quartus作为开发环境，以DE2板为硬件平台实现的SPI同步串行通讯。设计过程方便。根据接收和发送两个主要部分实现了SPI的基本功能。此外，该设计还实现了波特率发生器，数码管显示的功能。用DE2板实现具有电路简洁，开发周期短的优点。充分利用了EDA设计的优点。开发过程用了VHDL硬件描述语言进行描述，从底层设计，分模块进行，充分提高了设计者的数字逻辑设计的概念。-VHDL-based SPI serial synchronous communication design as the design is the use of Quartus development environment to DE2 board as the hardware platform of the SPI synchronous serial communication. Facilitate the design process. According to both send and receive SPI implements the main part of the basic functions. In addition, the design also implements the baud rate generator, digital display features. DE2 board to achieve a circuit with a simple, short development cycle advantages. Full use of the EDA design advantages. Development Process VHDL hardware description language used to describe the design from the ground, sub-module, to fully enhance the designer' s concept of digital logic design.
Platform: | Size: 51200 | Author: 陈添 | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list