Description: USB2.0的VHDL描述，很经典了，欢迎大家下载-USB2.0 the VHDL description, very classic, and welcomes everyone to download Platform: |
Size: 61440 |
Author:张亮 |
Hits:
Description: USB 通用串行总线技术规范简介,这个是中文的.找了好久啊!-USB Universal Serial Bus specification Introduction, is that this is in Chinese. Looking for a long time ah! Platform: |
Size: 40960 |
Author:Liziler |
Hits:
Description: usb2.0 ip 文挡齐全,并已经过FPGA的验证,希望大家支持-usb2.0 ip complete text block, and has been FPGA verification, I hope you will support Platform: |
Size: 208896 |
Author:kin |
Hits:
Description: 本人现在用的TDS510 DSP仿真器的资料,准备过段时间自己做一个,里面包括VHDL程序和原理图.有兴趣可以研究一下.-I now use TDS510 DSP emulator information, to prepare for a period of time to do their own, which include VHDL procedures and schematics. Who are interested can look at. Platform: |
Size: 189440 |
Author:steven |
Hits:
Description: VHDL USB2.0接口源码,内有说明,详细.-VHDL USB2.0 interface source code, which is described in detail. Platform: |
Size: 196608 |
Author:dushibiao |
Hits:
Description: 基于FPGA的USB2.0的实现方法，适用于急需开发usb2.0的人员-FPGA-based on the realization of USB2.0 method, applied to the urgent need to develop personnel USB2.0 Platform: |
Size: 113664 |
Author:fiann |
Hits:
Description: 完整的用VERILOG语言开发的USB2.0 IP核源代码,包括文档-Complete Verilog language developed by USB2.0 IP core source code, including documentation Platform: |
Size: 206848 |
Author:陈润 |
Hits:
Description: High volume USB 2.0 devices will be designed using ASIC technology with embedded USB 2.0 support.
For full-speed USB devices the operating frequency was low enough to allow data recovery to be handled
in a vendors VHDL code, with the ASIC vendor providing only a simple level translator to meet the USB
signaling requirements. Today s gate arrays operate comfortably between 30 and 60 MHz. With USB 2.0
signaling running at hundreds of MHz, the existing design methodology must change. Platform: |
Size: 342016 |
Author:rex |
Hits:
Description: UTMI全称为 USB2.0 Transceiver Macrocell Interface，此协议是针对USB2.0的信号特点进行定义的，分为8位或16位数据接口。目的是为了减少开发商的工作量，缩短产品的设计周期，降低风险。此接口模块主要是处理物理底层的USB协议及信号，可与SIE整合设计成一专用ASIC芯片，也可独立作为PHY的收发器芯片，下以8位接口为例介绍PHY的工作原理及设计特点。
-UTMI called USB2.0 Transceiver Macrocell Interface, this agreement is a signal for USB2.0-defined characteristics, is divided into 8-bit or 16-bit data interface. The purpose is to reduce the workload of developers to shorten product design cycles, reduce risk. This interface module is mainly to deal with the underlying physics of the USB protocol and signaling, can be integrated with the SIE designed a dedicated ASIC chips, can also be independent of the transceiver as a PHY chip, the next eight to PHY interface as an example to introduce the working principle and design features. Platform: |
Size: 210944 |
Author:leixueyan |
Hits:
Search - vhdl usb2