Description: 视频、图像压缩代码,内附使用说明,建立相应工程后,将Verilog代码ADD之后就可以编译调试,对于学习图像压缩或熟悉FPGA调试环境的人员会有一定的帮助-Video, image compression code, containing instructions to establish the corresponding work will Verilog code can be compiled after ADD debugging, for learning image compression, or are familiar with FPGA debug environment will help staff Platform: |
Size: 186368 |
Author:王弋妹 |
Hits:
Description: protel相关的学习教程,对学习PCB的绘制和制作PCB的工艺都有较详细的介绍-Protel-related learning curriculum, drawing on learning PCB and PCB production process are more detailed introduction Platform: |
Size: 3630080 |
Author:王有庆 |
Hits:
Description: 由ISE开发的FPGA工程文件,显示相关,包括视频接口,用Verilog开发,可以参考学习-ISE developed by the FPGA engineering documents, display related, including video interface, using Verilog development, you can refer to learning Platform: |
Size: 900096 |
Author:YL |
Hits:
Description: adv7123是常用的视频解码器,常常可用fpga编程控制,使其输出ntsc、pal制式,或者vga显示,这里面全是关于这方面的论文,很值得借鉴参考。(Adv7123 is a commonly used video decoder. It can often be controlled by FPGA programming, so that it can output NTSC, PAL format or VGA display, which is all about the papers in this area, so it is worth learning from for reference.) Platform: |
Size: 17521664 |
Author:松歌 |
Hits:
Description: 本文件包含但不止于以下视频教程:
ALTIUM DESIGNER经典5小时入门
模拟电路应用
基于ZYNQ FPGA与PC的IP设计与验证方案
2小时从C到C++快速入门
【自学教程】4小时Python速成!Google内部培训资料
【Andrew Ng】机器学习 吴恩达 中文字幕 (2008版 CS229)(This document includes but not limited to the following video tutorials:
ALTIUM DESIGNER classic 5-hour entry
Analog Circuit Applications
IP Design and Verification Scheme Based on ZYNQ FPGA and PC
2-hour quick start from C to C++
[self-study course] 4 hours Python crash! Google internal training materials
[Andrew Ng] Machine Learning Wu Enda Chinese subtitles (2008 edition CS229)) Platform: |
Size: 222208 |
Author:chblt |
Hits: