Welcome![Sign In][Sign Up]
Location:
Search - virtex 4 fpga

Search list

[Software EngineeringVirtex.files

Description: 在FPGA系统设计中,要达到性能最大化需要平衡具有混合性能效率的元器件,包括逻辑构造(fabric)、片上存储器、DSP和I/O带宽。在本文中,我将向你解释怎样能在追求更高系统级性能的过程中受益于Xilinx® 的Virtex™ -5 FPGA构建模块,特别是新的ExpressFabric™ 技术。以针对逻辑和算术功能的量化预期性能改进为例,我将探究ExpressFabric架构的主要功能。基于实际客户设计的基准将说明Virtex-5ExpressFabric技术性能平均比前一代Virtex-4 FPGA要高30%。-in FPGA system design to achieve maximum performance with the need to balance the efficiency of the mixed performance components including logical structure (fabric), on-chip memory, DSP and I / O bandwidth. In this article, I will explain how you can in the pursuit of higher system-level performance of the process to benefit from Xilinx
Platform: | Size: 97520 | Author: yaoming | Hits:

[DocumentsV4_FX_Mini_Module

Description: xilinx的嵌入式开发xps,virtex-4的mini开发板手册-Xilinx Embedded Development xps, Virtex-4 mini manual development board
Platform: | Size: 194560 | Author: 王前 | Hits:

[Software EngineeringVirtex.files

Description: 在FPGA系统设计中,要达到性能最大化需要平衡具有混合性能效率的元器件,包括逻辑构造(fabric)、片上存储器、DSP和I/O带宽。在本文中,我将向你解释怎样能在追求更高系统级性能的过程中受益于Xilinx® 的Virtex™ -5 FPGA构建模块,特别是新的ExpressFabric™ 技术。以针对逻辑和算术功能的量化预期性能改进为例,我将探究ExpressFabric架构的主要功能。基于实际客户设计的基准将说明Virtex-5ExpressFabric技术性能平均比前一代Virtex-4 FPGA要高30%。-in FPGA system design to achieve maximum performance with the need to balance the efficiency of the mixed performance components including logical structure (fabric), on-chip memory, DSP and I/O bandwidth. In this article, I will explain how you can in the pursuit of higher system-level performance of the process to benefit from Xilinx
Platform: | Size: 97280 | Author: yaoming | Hits:

[Otherxapp858[1]

Description: XAPP858 - 利用 Virtex-5 FPGA 实现的高性能 DDR2 SDRAM 接口数据采集 本应用指南描述了用于实现 667 Mbps(333 MHz)高性能 DDR2 SDRAM 接口的控制器和数据采集的技巧。 本数据采集技巧使用了输入串行器/解串器(ISERDES)和输出串行器/解串器(OSERDES)的功能。-XAPP858-use Virtex-5 FPGA high-performance DDR2 SDRA M Interface Data Acquisition Guide describes the application for achieving 667 Mbps (333 MHz) high-performance DDR 2 SDRAM Interface controller and data acquisition techniques. The data collection techniques used serial input/Solution Series (ISERDES) and serial output/Solution Series (O Legacy) function.
Platform: | Size: 296960 | Author: mingming | Hits:

[Documentsv4

Description: Xilinx公司 Virtex4 FPGA官方评估板的电路原理图和相应的PCB文件。是Virtex FPGA硬件电路设计的典范参考设计。其中,PCB文件是PADS格式。-Xilinx company official Virtex4 FPGA evaluation board circuit schematic diagram and the corresponding PCB document. Virtex FPGA is the hardware circuit design model for reference design. Which, PCB document format PADS.
Platform: | Size: 1281024 | Author: 程宣 | Hits:

[EditorISE_chinese

Description: Xilinx ISE中文简明教程、Xilinx术语中文.pdf、Virtex 系列 FPGA 的配置和回读、FPGA设计检查清单.pdf、设计注意.pdf、逻辑设计注意列表.pdf-Xilinx ISE Chinese Concise Guide, Xilinx Chinese terminology. Pdf, Virtex Series FPGA configuration and read-back, FPGA design checklist. Pdf, design attention. Pdf, logic design attention to the list. Pdf
Platform: | Size: 1970176 | Author: veraking | Hits:

[VHDL-FPGA-VerilogXilinxisdisclosingthisSpecification

Description: Xilinx is disclosing this Specification ? 第 1 章“EMIF 概述”,概述 Texas Instruments EMIF。 ? 第 2 章“Virtex-II 系列或 Spartan-3 FPGA 到 EMIF 的设计”描述将 TI TMSC6000 EMIF 连接到 Virtex?-II 系列或 Spartan?-3 FPGA 的实现。 ? 第 3 章“Virtex-4 FPGA 到 EMIF 的设计” 描述将 TI TMS320C64x EMIF 连接到 Virtex-4 FPGA 的实现。 ? 第 4 章“参考设计” 提供参考设计的目录结构和参考设计文件的链接。 ? 附录 A “Virtex-4 ISERDES 样本代码” 提供 Virtex-4 实现的样本代码列表。 ? 附录 B “EMIF 寄存器域描述” 定义 TI DSP 寄存器域。 ? 附录 C “相关参考文件” 提供相关文档的链接-Xilinx is disclosing this Specification? Chapter 1
Platform: | Size: 669696 | Author: xujj | Hits:

[Other Embeded programML401_ML402_ML403_ML405

Description: xilinx Virtex-4 fpga开发板(ML402,ML403等)的使用入门手册-xilinx Virtex-4 fpga development board [ML402, ML403, etc.] Getting Started Manual
Platform: | Size: 596992 | Author: JET | Hits:

[VHDL-FPGA-VerilogVirtex-5family

Description: Virtex™ -5 系列提供 FPGA 市场中最新最强大的功能。Virtex-5 系列采用第二代 ASMBL™ (高级硅片组合模块)列式架构, 包含四种截然不同的平台(子系列),比此前任何 FPGA 系列提供的选择范围都大。每种平台都包含不同的功能配比,以满 足诸多高级逻辑设计的需求。-Virtex ™ -5 family provides the latest FPGA market, the most powerful features. Virtex-5 series using second-generation ASMBL ™ (combination of advanced silicon module) out-style architecture, contains four distinct platforms (sub-series), than any previous FPGA family offers the range of options are large. Each platform contains different functional ratio, to meet the many needs of advanced logic design.
Platform: | Size: 277504 | Author: 高超 | Hits:

[VHDL-FPGA-VerilogFPGA_DDR_SDRAMverilog

Description: 基于Xilinx FPGA的DDRSDRAM的Verilog控制代码,使用的FPGA为Virtex-4,实现对DDRSDRAM的简单控制(对一系列地址的写入和读取)。-Xilinx FPGA-based DDRSDRAM the control of the Verilog code, the use of the FPGA for the Virtex-4, to achieve a simple DDRSDRAM control (on a series of addresses to write and read).
Platform: | Size: 477184 | Author: 姜琰俊 | Hits:

[matlabOutputofbandpassfilter

Description: MATLAB program to verify the Output of Bandpass filter in Virtex-4 FPGA
Platform: | Size: 1024 | Author: venkata | Hits:

[matlabRocket

Description: 很好的高速口的设计资料,很好的高速口的设计资料 很好的高速口的设计资料-In design of large-scale access convergence router(hereafter referred to ACR) forwarding engine, the Xilinx Virtex-4 FPGA!s RocketI/O r multi-gigabit transceiver is used to satisfy the need of high speed and steady interface between forwarding engine and switch fabric. This pape proposes an assistant channel bonding method for solving the difficult problem of channels-bonding synchronization. Experimental results show the
Platform: | Size: 272384 | Author: guoguo | Hits:

[Other Embeded programprograming

Description: this the complete schematic for hardware of fpga virtex 4
Platform: | Size: 92160 | Author: ali | Hits:

[File FormatAdvanced-Xilinx-FPGA

Description: Advanced Xilinx FPGA Design with ISE Objectives Describe Virtex™ -II advanced architectural features and how they can be used to improve performance • Create and integrate cores into your design flow using the CORE Generator™ System • Describe the different ISE options available and how they can be used to improve performance • Describe a flow for obtaining timing closure with Advance Timing Constraints • Use FloorPlanner to improve timing • Reduce implementation time with Incremental Design Techniques and Modular Design Techniques • Reduce debugging time with FPGA Editor • On-Chip Verification with ChipScope Pro-Advanced Xilinx FPGA Design with ISE Objectives Describe Virtex™ -II advanced architectural features and how they can be used to improve performance • Create and integrate cores into your design flow using the CORE Generator™ System • Describe the different ISE options available and how they can be used to improve performance • Describe a flow for obtaining timing closure with Advance Timing Constraints • Use FloorPlanner to improve timing • Reduce implementation time with Incremental Design Techniques and Modular Design Techniques • Reduce debugging time with FPGA Editor • On-Chip Verification with ChipScope Pro
Platform: | Size: 10615808 | Author: rakesh | Hits:

[Software EngineeringDDR2deFPGAsheji

Description: 使用 Virtex-4 FPGA 器件实现DDR SDRAM控制器以及DDR2 SDRAM操作时序-Using the Virtex-4 FPGA devices to achieve DDR SDRAM and DDR2 SDRAM controller operation timing
Platform: | Size: 2525184 | Author: 张桃源 | Hits:

[DSP programvirtex-5fpgaxtremeDSPdesignconsiderationguide

Description: virtex-5 fpga dsp48e的使用手册,对 dsp48e的结构和用法有详细的讲解-virtex-5 fpga dsp48e' s manual, on the structure and usage dsp48e detailed explanation
Platform: | Size: 1628160 | Author: 郭淮 | Hits:

[VHDL-FPGA-Verilogvirtex5

Description: Virtex® -5 devices are configured by loading application-specific configuration data—the bitstream—into internal memory. Because Xilinx FPGA configuration memory is volatile, it must be configured each time it is powered-up. The bitstream is loaded into the device through special configuration pins.-Virtex-5 FPGA Configuration User Guide,Virtex® -5 devices are configured by loading application-specific configuration data—the bitstream—into internal memory. Because Xilinx FPGA configuration memory is volatile, it must be configured each time it is powered-up. The bitstream is loaded into the device through special configuration pins.
Platform: | Size: 1579008 | Author: leilei | Hits:

[VHDL-FPGA-Verilogvirtex_5_user_guide

Description: xilinx FPGA virtex-5系列FPGA器件手册-the user s guide for the xilinx virtex-5 fpga.
Platform: | Size: 4847616 | Author: 李伟 | Hits:

[Embeded-SCM DevelopVirtex-5EMAC

Description: This application note describes a system using the Virtex™ -5 Embedded Tri-Mode Ethernet MAC (Ethernet MAC) Wrapper core on a Xilinx Virtex-5 ML505 development board. The system provides an example of how to integrate the Virtex-5 Embedded Tri-Mode Ethernet MAC and the Virtex-5 Embedded Tri-Mode Ethernet MAC wrapper using a hardware design to target the development board, and a PC-based Graphical User Interface (GUI) to control the demonstration platform.-This application note describes a system using the Virtex ™ -5 Embedded Tri-Mode Ethernet MAC (Ethernet MAC) Wrapper core on a Xilinx Virtex-5 ML505 development board. The system provides an example of how to integrate the Virtex-5 Embedded Tri- Mode Ethernet MAC and the Virtex-5 Embedded Tri-Mode Ethernet MAC wrapper using a hardware design to target the development board, and a PC-based Graphical User Interface (GUI) to control the demonstration platform.
Platform: | Size: 492544 | Author: zhang | Hits:

[VHDL-FPGA-VerilogVirtex-5-FPGA_DDR2_SDRAM_data

Description: Virtex-5 FPGA实现的高性能 DDR2 SDRAM数据采集,需要对V5有一定基础的人学习-Virtex-5 FPGA DDR2 SDRAM to achieve high-performance data acquisition, the need for V5 have to learn some basic
Platform: | Size: 436224 | Author: apple_rao | Hits:
« 12 3 »

CodeBus www.codebus.net