Welcome![Sign In][Sign Up]
Location:
SourceCode Embeded-SCM Develop

Embeded-SCM Develop List Page 51

« 1 2 ... 46 47 48 49 50 5152 53 54 55 56 ... 33934 »

[Embeded-SCM Develop7s4AT-demo-V1.0

Description: usr.cn WH_LTE_7S4 V2 STM32F103
Platform: | Size: 4896768 | Author: sampson.wang | Hits:

[Open-source hardware6-Channel Temperature Monitor & Logger

Description: 6-Channel Temperature Monitor & Logger
Platform: | Size: 4098873 | Author: hackerland_1 | Hits:

[SCMMAX30102数据手册翻译

Description: Detailed Chinese translation of the official data sheet of MAX30102
Platform: | Size: 794624 | Author: 雨晨mouse | Hits:

[VHDL-FPGA-Verilog1

Description: Synchronization technology of digital communication MATLAB FPGA Altera Verilog.pdf
Platform: | Size: 52079616 | Author: 小博小超人 | Hits:

[VHDL-FPGA-Verilog21

Description: Realization of digital filter with MATLAB and FPGA: Altera Verilog version
Platform: | Size: 43641856 | Author: 小博小超人 | Hits:

[VHDL-FPGA-Verilog22

Description: Realization of digital filter with MATLAB and FPGA: Altera Verilog version
Platform: | Size: 36548608 | Author: 小博小超人 | Hits:

[SCMfreepdk-45nm-master

Description: tsmc 45nm library design
Platform: | Size: 18217984 | Author: takrony | Hits:

[Embeded-SCM Develop单片机题目

Description: 第一题: 1、通电后led1,led2亮。 2、sw1按下,led1、led2与led3、led4交替闪烁。松开后led1、led2熄灭,led3、led4亮起。 3、再次按下,led1、led2与led3、led4交替闪烁。松开后led3、led4熄灭,led1、led2亮起。 4、重复2、3步骤。 第二题: 1、SW1模拟乘客进入车辆。 2、SW2模拟车辆卸载所有乘客。 3、车辆最大载客数为6人。当客满时LED1闪烁。 4、请用程序
Platform: | Size: 508 | Author: 1989667183@qq.com | Hits:

[VHDL-FPGA-Veriloghdmi

Description: Scroll bar display. Through HDMI interface output monochrome pattern, gradient color, single mosaic, dynamic mosaic and other patterns. Using Verilog, based on Xilinx spartan-6 LX45 device, ax6045 development board
Platform: | Size: 3228672 | Author: 听丨雨 | Hits:

[Embeded-SCM DevelopFX2N-14MT-NEW源码以及关联文档

Description: STM32 microcontroller to achieve PLC program, including schematic diagram and source code
Platform: | Size: 12896256 | Author: CUG天外飞仙 | Hits:

[VHDL-FPGA-Verilog异步FIFO

Description: The asynchronous FIFO implemented by Verilog is divided into read-write control module, SRAM core module and synchronization module
Platform: | Size: 2048 | Author: wt2110 | Hits:

[DSP programTMS320F28335光伏离网并网逆变器设计

Description: Photovoltaic grid connected inverter, can be downloaded if necessary
Platform: | Size: 12962816 | Author: w1002958100 | Hits:
« 1 2 ... 46 47 48 49 50 5152 53 54 55 56 ... 33934 »

CodeBus www.codebus.net