VHDL-FPGA-Verilog List Page 165

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .60 .61 .62 .63 .64 165.66 .67 .68 .69 .70 ... 4311 »

UART1 Downloaded：0: RS232 controller of serial port based on Verilog
Update : 2025-01-11 Size : 12.58mb Publisher : 拂晓神剑
最新VGA时序标准 Downloaded：0: FPGA-based image processing timing standard, support HDMI VGA DVI interface, very useful.
Update : 2025-01-11 Size : 888kb Publisher : 王月月
MCP2515 Downloaded：0: MCP2515 datasheetbook
Update : 2025-01-11 Size : 2.8mb Publisher : 放学后不许跑
Picface Downloaded：0: agrgwrgwrgrwrfgrwgwrgrwgg
Update : 2025-01-11 Size : 228kb Publisher : rwgrgw
W5300 Downloaded：0: Based on Wiznet's W5300 Ethernet solution, complete the Ethernet communication design. The project code based on Hao Ran electronic HS-NM5300A module debugging, can be used directly.
Update : 2025-01-11 Size : 2.22mb Publisher : leixiaoming
lte ofdm channel esimation Downloaded：0: A variety of OFDM and LTE channel estimation of Chinese and foreign literature, research on the download of communication, very useful, to share with you
Update : 2025-01-11 Size : 61.65mb Publisher : 泡芙的味道
OFDM_LTE_CHANNEL_ESTIMATION Downloaded：0: LTE and OFDM on the channel estimation of Chinese and foreign literature, download a lot of useful for the study of communication
Update : 2025-01-11 Size : 44.81mb Publisher : 泡芙的味道
EDAadd Downloaded：0: Full adder schematic waveform diagram
Update : 2025-01-11 Size : 2.83mb Publisher : @哈哈@
软件工程 copy Downloaded：0: Familiar with the functions and application methods of combinational logic function modules, such as code, decoder, data selector, etc. Mastering the logic circuit of congratulation logic circuit designed by MSI
Update : 2025-01-11 Size : 1.02mb Publisher : benjamina
LCD1602_UART Downloaded：0: kc705 1602 display module source code,and UART source code.addition to some design progress document.
Update : 2025-01-11 Size : 33.85mb Publisher : WinThor
MAX Downloaded：0: GSFDGSDFGSFGSFGSGSFGSGSGFSGS
Update : 2025-01-11 Size : 286kb Publisher : sdasdaw
LCD12864 Downloaded：0: VHDL has debugged OK in CPLD_EPM240, and LCD12864 shows English
Update : 2025-01-11 Size : 44kb Publisher : jsu

« 1 2 ... .60 .61 .62 .63 .64 165.66 .67 .68 .69 .70 ... 4311 »

Search in result