VHDL-FPGA-Verilog List Page 3202

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .97 .98 .99 .00 .01 3202.03 .04 .05 .06 .07 ... 4311 »

EDK_81 Downloaded：0: EDK_81,xilinx spartan-3
Update : 2025-04-21 Size : 10.35mb Publisher : zhouni
C20_SD Downloaded：0: Mainly achieved through the FPGA NIOS, the pairs of SD to perform initialization, reading and writing file content, but it is in the form of blocks written into the SD inside, rather than. TXT written form.
Update : 2025-04-21 Size : 1.11mb Publisher : 范业明
traffic Downloaded：0: This procedure simulated the red yellow and green traffic lights at the junction of the change process, said the traffic lights with LED lights, and digital tube displays the remainder of the current state.- Red light du
Update : 2025-04-21 Size : 1kb Publisher : rongchao
clock Downloaded：0: As a simple example, this procedure can be shown to achieve an hour, minutes, seconds, the digital clock.
Update : 2025-04-21 Size : 1kb Publisher : rongchao
5_3 Downloaded：0: 53 integer wavelet filter, has been successfully compiled, the simulation has also been adopted, is online with information
Update : 2025-04-21 Size : 982kb Publisher : teamcen
i2c Downloaded：0: Pressing a button keyboard CPLD development board DIP switches, the data will be written to EEPROM in an address, pressing another key, the newly written data- read back CPLD, and significant in the digital pipe
Update : 2025-04-21 Size : 3kb Publisher : rongchao
DDS Downloaded：0: This is an arbitrary frequency sinusoidal signal generator, with can change the output signal frequency, the output signal phase, arbitrary conversion output signal types (sine, cosine, sawtooth, square wave), the screen
Update : 2025-04-21 Size : 1.9mb Publisher : 紫郢寒光
timer Downloaded：0: This is an FPGA-based design of multi-function digital clock 24 hours, with a normal week, hours, minutes, seconds, timing, dynamic display, maintaining, resetting, fast school hours, the whole point timekeeping, alarm c
Update : 2025-04-21 Size : 773kb Publisher : 紫郢寒光
div1ms Downloaded：0: FPGA using VHDL writing the sub-frequency program, easy to understand. Particularly suitable for beginners.
Update : 2025-04-21 Size : 148kb Publisher : 小育文子
VndingMachine Downloaded：0: Amusement machines, automatic and coin-operated 冷藏自动售货机 : Refrigerated vending machines
Update : 2025-04-21 Size : 1kb Publisher : 林晓
soda_machine Downloaded：0: Vending machine' s functionality, content source code, the implementation of the file are in the MAXPLUS
Update : 2025-04-21 Size : 226kb Publisher : 林晓
ep1c6_32_vga Downloaded：0: vga control EPC16 the realization of the above code, including all the source code under the qartus
Update : 2025-04-21 Size : 3kb Publisher : yangshuzhi

« 1 2 ... .97 .98 .99 .00 .01 3202.03 .04 .05 .06 .07 ... 4311 »

Search in result