Verilog realization of a simple single-threaded CPU, the composition of computer-based bibliography, clear lines of thought, a test platform. Update : 2025-03-13
Size : 11kb
Publisher : wei
A 16-point FFT is completed with the base 2 butterfly unit and has a test environment. -16 points FFT with a radix-2 butterfly computation unit is completed and test environment. Update : 2025-03-13
Size : 21kb
Publisher : wei
Complete realization of the Viterbi algorithm coded transmission can be achieved there is noise codec part, and test environment. Update : 2025-03-13
Size : 29kb
Publisher : wei