VHDL-FPGA-Verilog List Page 3931

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .26 .27 .28 .29 .30 3931.32 .33 .34 .35 .36 ... 4311 »

key Downloaded：0: FPGA-based programmable logic device stand-alone keyboard design, the internal hardware to jitter circuit. Worth a visit
Update : 2025-01-18 Size : 165kb Publisher : qlg
peizhi Downloaded：0: altera in detail the use of manual configuration, has a certain reference value, a more detailed written
Update : 2025-01-18 Size : 3.46mb Publisher : qlg
sin Downloaded：0: The sine wave generator based on FPGA design, have a certain reference value, a more detailed written
Update : 2025-01-18 Size : 618kb Publisher : qlg
Viterbi_RAKE Downloaded：0: This is a description language with verilog viterbi decoding and rake receiver of the article, very practical, here are grateful for this article was
Update : 2025-01-18 Size : 8.43mb Publisher : 骆军
1253 Downloaded：0: Based on the VHDL language and string conversion process, there are four parallel output is converted to serial output
Update : 2025-01-18 Size : 3kb Publisher : Hargie
3 Downloaded：0: Based on the VHDL language for selecting the three sequences, you can have a cycle for cycle 7 m sequence
Update : 2025-01-18 Size : 3kb Publisher : Hargie
1 Downloaded：0: Based on the VHDL language decoding Hamming Code, which contains sub-calibration error with error correction function
Update : 2025-01-18 Size : 3kb Publisher : Hargie
5 Downloaded：0: String and the conversion process, from the serial output is converted to 4-bit parallel output
Update : 2025-01-18 Size : 3kb Publisher : Hargie
VGA_STUDY--OK Downloaded：0: VGA test procedure can be displayed color stripes, using VHDL language, tested and stable operation with Notes!
Update : 2025-01-18 Size : 319kb Publisher : 于来宝
7led Downloaded：0: dp_xiliux the CPLD Verilog design experiments, 7 LED demo. code test.
Update : 2025-01-18 Size : 89kb Publisher : pp
clock Downloaded：0: dp_xiliux the CPLD Verilog design experiments, clock demo. code test.
Update : 2025-01-18 Size : 78kb Publisher : pp
ledwater Downloaded：0: dp_xiliux the CPLD Verilog design experiments, water lamp demonstration. code test.
Update : 2025-01-18 Size : 41kb Publisher : pp

« 1 2 ... .26 .27 .28 .29 .30 3931.32 .33 .34 .35 .36 ... 4311 »

Search in result