VHDL-FPGA-Verilog List Page 4153

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .48 .49 .50 .51 .52 4153.54 .55 .56 .57 .58 ... 4311 »

cpu86model Downloaded：1: on the 8086 soft-core fpga code can then direct the development fpag board debugging, handy and free
Update : 2025-01-11 Size : 264kb Publisher : 赵春生
987654 Downloaded：0: to detect a variety of conditions, and can achieve good functional and of great value!
Update : 2025-01-11 Size : 154kb Publisher : dailiu
DDS_sin Downloaded：0: VHDL DDS Direct Digital Frequency Synthesizer Design using sinusoidal RAM table achieve controllable frequency sinusoidal digital signal, compile, through simulation.
Update : 2025-01-11 Size : 8kb Publisher : sarahyu
shft_reg Downloaded：0: VHDL addendum to the shift register is set, reset, loading, functional direction. ~
Update : 2025-01-11 Size : 6kb Publisher : leochen
decdor_38 Downloaded：0: VHDL addendum to the encoder, with a variety of functions and warm sense of hope do share with you ~!
Update : 2025-01-11 Size : 1kb Publisher : leochen
licheng Downloaded：0: Verilog the procedures for scanning into the keyboard, then were sent to 51 micro-processing procedures.
Update : 2025-01-11 Size : 250kb Publisher : 江
taxi_counter Downloaded：0: a taxi prepared by the accounting device, starting six yuan or 2 km, then every half kilometer or 0.8 yuan, stopping to wait for every 2.5 minutes or 0.8 yuan. Through simulation, but not download to test CPLD
Update : 2025-01-11 Size : 237kb Publisher : 尚方喆
chipscope_vhdl_fpga_xilinx Downloaded：0: chipscope directory and on-line debugging of FPGA methodology aaaaaaaaaa aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaaa
Update : 2025-01-11 Size : 373kb Publisher : 张红静
RAM_VHDL_34 Downloaded：0: RAM's VHDL description RAM's VHDL description RAM's VH DL described in VHDL's RAM
Update : 2025-01-11 Size : 5kb Publisher :
cordic_1-0 Downloaded：0: Cordic algorithms to achieve another C is a sample that can be used TubroC, etc. to see
Update : 2025-01-11 Size : 9kb Publisher : 郝晋
magnitude Downloaded：0: Verilog HDL : For a vector magnitude (a, b), the magnitude representation is the following : A common approach to implementing thes e arithmetic functions is to use the Coordinate Rotation Digital Computer (CORDIC) algor
Update : 2025-01-11 Size : 12kb Publisher : 郝晋
index Downloaded：0: achieve long strings of binary arithmetic right side of the operation. Want a little reference value. Direct operations and opinions 1,10. . . Thank you, `
Update : 2025-01-11 Size : 16kb Publisher : 杨海平

« 1 2 ... .48 .49 .50 .51 .52 4153.54 .55 .56 .57 .58 ... 4311 »

Search in result