VHDL-FPGA-Verilog List Page 556

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .51 .52 .53 .54 .55 556.57 .58 .59 .60 .61 ... 4311 »

4 Downloaded：0: NC divider design. It includes an even divide, and odd division.
Update : 2025-01-23 Size : 314kb Publisher : 谢英才
AD9910 Downloaded：0: Based on Verilog AD9910 procedure, realization of QPSK modulation, just add a small amount of code can achieve 8PSK modulation
Update : 2025-01-23 Size : 5kb Publisher :
kairukaichu Downloaded：0: The use of open power system protection device in a program, only need to modify the address can be used with DSP together.
Update : 2025-01-23 Size : 152kb Publisher : wangfei
lishi Downloaded：0: Flashing lights, digital tube counting 1000, for beginners to learn
Update : 2025-01-23 Size : 673kb Publisher : 陈元
K7_1M Downloaded：0: Ethernet drive-by Verilog language can achieve up to eight Ethernet, plus after PHY, can achieve a ping
Update : 2025-01-23 Size : 5.73mb Publisher : 罗军
XC95288-optical-cable-host Downloaded：0: This procedure is a host-based communications program light of CPLD95288 Xilinx chip development, AD7656AD capture capability.
Update : 2025-01-23 Size : 3kb Publisher : 杜含宇
XC95288-optical-cable-slave Downloaded：0: This procedure is based on Xilinx s CPLD95288 light communication chip development, AD7656AD acquisition the program.
Update : 2025-01-23 Size : 2kb Publisher : 杜含宇
pll_zsy.v Downloaded：0: All digital phase-locked loop based on VHDL write program this program can complete the relevant function
Update : 2025-01-23 Size : 374kb Publisher : 赵政桐
fir_s Downloaded：0: FIR filter source code and instantiated figure and waveform simulation diagram
Update : 2025-01-23 Size : 378kb Publisher : 孙旭丽
cordic_new Downloaded：0: cordic algorithm project.
Update : 2025-01-23 Size : 229kb Publisher : cuong
123455 Downloaded：0: 32-bit accumulator, including 32-bit adder and register, procedures and simulation files included, can be run directly under the corresponding environment
Update : 2025-01-23 Size : 194kb Publisher : chaoshui
123456789 Downloaded：0: Waveform memory design using VHDL file can load some of the waveform data files contain simulation can be run directly Figure
Update : 2025-01-23 Size : 336kb Publisher : chaoshui

« 1 2 ... .51 .52 .53 .54 .55 556.57 .58 .59 .60 .61 ... 4311 »

Search in result