VHDL-FPGA-Verilog List Page 555

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .50 .51 .52 .53 .54 555.56 .57 .58 .59 .60 ... 4311 »

NCO Downloaded：0: The DDS FPGA-based design, through an external DA converter output stable sine wave, square wave and triangular wave, can produce a single clock, without the help of the hardware connection, including the register progra
Update : 2025-01-23 Size : 5.56mb Publisher : 孙雨晗
1302 Downloaded：0: DS1302 clock chip control procedures. In the digital tube display time.
Update : 2025-01-23 Size : 422kb Publisher : 孙帅斌
SUN Downloaded：0: Nios based on lattice Snake game, you can add a small keyboard PS2 games
Update : 2025-01-23 Size : 13.84mb Publisher : lanxiaojun
Lab7 Downloaded：0: Adder Substrator
Update : 2025-01-23 Size : 14kb Publisher : 夏宇婕
fre_cnt Downloaded：0: Frequency meter module FPGA-based, digital display frequency value
Update : 2025-01-23 Size : 1kb Publisher : 郭永峰
FFT_VHDl Downloaded：0: VHDL fast Fourier transform, within the supplied data and source code.
Update : 2025-01-23 Size : 409kb Publisher : eric
hdbn Downloaded：0: This “core” is actually two cores – an HDB3/HDB2/B3ZS Encoder that converts NRZ data into P and N pulses according to ITU-T G.703, and a HDB3/HDB2/B3ZS Decoder that converts P and N pulses into NRZ data according to ITU-
Update : 2025-01-23 Size : 9kb Publisher : fronders
IIC_verilog Downloaded：0: IIC controllers, the source code verilog
Update : 2025-01-23 Size : 11kb Publisher : 晨光
demodulation Downloaded：0: QPSK demodulation
Update : 2025-01-23 Size : 1kb Publisher : 李晨曦
MyFCS1 Downloaded：0: FPGA software and hardware
Update : 2025-01-23 Size : 14.66mb Publisher : 可可
PWM Downloaded：0: FPGA hardware design
Update : 2025-01-23 Size : 2kb Publisher : 可可
Adaptive-filter Downloaded：0: Adaptive filter
Update : 2025-01-23 Size : 2kb Publisher : wen

« 1 2 ... .50 .51 .52 .53 .54 555.56 .57 .58 .59 .60 ... 4311 »

Search in result