Description: dds design, spent a week doing, verilog written, multiple waveform generation, frequency range available on the M, good performance.
- [ddssinegeneratorcode.Rar] - described dds direct digital frequency s
- [Song_FPGA] - This is a source of FPGA can be achieved
- [vhdl2] - VHDL Function Generator VHDL Function Ge
- [1] - How to use Matlab to create Quartus simu
- [RS232] - FPGA realization of RS-232 serial port t
- [rng] - random number generator to prepare Veril
- [DDS] - DDS based on the principle of sinusoidal
- [dds] - ewfreytrgrwf reggwrter rgterthhrgdfs rgd
- [FPGA-DDS] - In the FPGA in order to achieve the look
- [61EDA_C2111] - -Verilog language implementation of the
File list (Check if you may need any files):