Description: A universal serial Verilog source code, including sending and receiving modules
- [uart_verilog_v1] - UART d Verilog procedures can be achieve
- [200754] - Verilog_golden Golden Week manual Chines
- [tx] - I have written serial UART to send the V
- [uart_51] - 8051 agreement in line with the norms of
- [uart_rx] - actel A3P250 fpga with VERILOG HDL Seria
- [FPGA_UARTIP] - FPGA-Based Design and Implementation of
- [uart] - This is the UART controller, has been ru
- [uart] - Realize the use of CPLD serial communica
- [SPI_Interface] - SPI interface of the VHDL code can be ac
- [UART] - 4 byte real interfaces for UART transmis
File list (Check if you may need any files):