Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: UART Download
 Description: 4 byte real interfaces for UART transmission or 4 byte receive loop mirror quartus and the development of simulation files attached
 Downloaders recently: [More information of uploader elton_hsu]
 To Search: VHDL mirror
  • [UART] - A universal serial Verilog source code,
  • [3GPP] - 3gpp lte physical layer implementation o
  • [fir_sine] - This implementation is moderately memor
File list (Check if you may need any files): 
MY_UART_T.rar
MY_UART_R.rar

CodeBus www.codebus.net