Description: An FPGA using Verilog realization of the UART interface module, including test modules and entities, and to realize the output interface and status interface.
- [uart_VHDL] - Uart VHDL implementation code Module des
- [UART(FPGA).Rar] - FPGA-based UART serial communication con
- [UART_ise7_bak] - using FPGA full-duplex asynchronous seri
- [UART_test2] - NIOS II UART test procedure, using a wee
- [tx] - I have written serial UART to send the V
- [uart_verilog] - UART interface is widely used in the pro
- [uart(Verilog)] - RS232 verilog source code, if necessary
- [Uart_Send] - UART to send the complete procedure, inc
- [71477212NiosII_uart] - Serial sopc uart serial implementation f
File list (Check if you may need any files):