stop_watch Quartus2 prepared using electronic stop - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Title: stop_watch

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
341.18kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
gz208

Description: Quartus2 prepared using electronic stopwatch timer circuit, suspension and other functions

Downloaders recently: [More information of uploader gz208]

To Search: stopwatch quartus quartus2 stopwatch vhdl stop_watch VHDL timer quart stop watch verilog stop wat

[key_scan] - procedure was used in hardware descripti
[Clock] - The number of sports competitions for th
[VerilogHDL_StepperMotor_control] - Using Verilog HDL language of the steppe
[multifunctional_clock] - This procedure for the multi-functional
[digitalclockbasedoFPGA] - Has the time display and settings, stopw
[shuzizhong2008] - This paper describes the design of digit
[stopwatch] - Stopwatch timer can be used to compile t
[yimaqi] - 7 decoder will be translated into digita
[stopwach] - vhdl stopwatch-quartus2
[fpga_dds_coylone_2] - dds design, spent a week doing, verilog

File list (Check if you may need any files):

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.