Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads Other resource
Title: DTXS Download
 Description: Verilog HDL, prepared by four digital tube dynamic display procedures, the external circuit with CPLD to realize
 Downloaders recently: [More information of uploader yangytp]
 To Search: CPLD verilog hdl CPLD verilog DTXS verilog
  • [cpld] - Interface design between microprocessor
  • [FPGA_drives_LED] - the compressed file contains : VHDL use
  • [key] - A 4* 4 matrix keyboard interface program
  • [100examples] - Some simple examples of VHDL, mainly to
  • [SystemOfTaxiFeeBasedOnVerilogHDL] - Abstract: Shanghai taxi meter as an exam
  • [VGA] - Used to realize the occurrence VGA timin
  • [alarm] - 1.6 Digital control of dynamic scanning
  • [TIMER] - 6 digital tube digital clock showed that
  • [SEG7_Timer] - Seven-segment digital tube display clock
  • [VEDA7LED] - By QUARTUS II 7.2 (32-BIT) tools to achi
File list (Check if you may need any files):

CodeBus www.codebus.net