Description: DDS of the Verilog source code, please support the U.S. more than
- [smithch] - Smith chart tool for RF
- [DDSFPGA_cylone] - dds design, spent a week doing, verilog
- [CAN] - Experimental s3c2410 arm me on Can Bus d
- [sine] - Verilog programming, the use of FPGA rea
- [CORDIC_DDS_16bit] - dds frequency generated files, see if th
- [dds] - CYCLONE II based on the procedure, DDS F
- [DDS] - DDS debugging experience, VERIOLG the HD
- [VHDL-ROM4] - ROM-based design of the sine wave genera
File list (Check if you may need any files):