Description: ROM-based design of the sine wave generator: 1. Sinusoidal waveform generator by the data storage module (ROM), waveform generator control module and latch module 2. Waveform data storage module (ROM) custom data width of 8 , address width of 6, can store 64 points sinusoidal waveform data, waveform data are obtained using MATLAB. 3. To 50MHz clock as input.
- [FPGA-baseddirectdigitalsynthesisdesign.Rar] - a use FLEX10-chip RAM resources, in acco
- [codeofvhdl2006] - [ Classics design ] the VHDL source cod
- [qcelp-13k] - QUALCOMM Qcelp- 13k source code, is the
- [xljcq] - Using VHDL language sequence detector de
- [MOORE] - State machine design, using VHDL for MOO
- [DDSverilogsource] - DDS of the Verilog source code, please s
- [dds] - Direct digital frequency synthesizer, ba
- [ddswase] - dds signal generator, can generate any f
- [uart] - FPGA-based UART controller, an optional
- [sinwave] - Sine wave signal source, has detailed do
- [1111] - FPGA-based multi-waveform generator base
- [music_1] - This is a Quartus II software in the pre
- [ug_lpm_rom] - quartus rom the use of matlab generated
- [ug_memrom] - Quartus joint simulation with MATLAB to
- [vhdl4] - The number of locks: 1. System has prese
- [VHDL] - The vhdl source codes of ram,fifo.
- [code] - matlab for the signal waveform generator
- [experiment_7] - ROM-based sine wave generator of the des
- [vhld_fpga_box] - Prepared Verilog waveform generator, can
- [QIMO] - Verilog prepared arbitrary waveform gene
File list (Check if you may need any files):
VHDL-ROM4
.........\rom.asm.rpt
.........\rom.done
.........\rom.fit.rpt
.........\rom.fit.smsg
.........\rom.fit.summary
.........\rom.flow.rpt
.........\rom.map.rpt
.........\rom.map.summary
.........\rom.pin
.........\rom.qpf
.........\rom.qsf
.........\rom.qws
.........\rom.sim.rpt
.........\rom.tan.rpt
.........\rom.tan.summary
.........\rom.vhd.bak
.........\rom.vwf
.........\sin-rom.mif
.........\sin.cmp
.........\sin_waveforms.html
Download