Description: The document is an article on using the QuickLogic FPGA design guidance to achieve DDS.
- [ATMEL-MP3] - ATMEL full MP3 design information, inclu
- [add_16_pipe] - 16 pipelined adder, verilog code for the
- [LAC_adder16] - 16-ahead adder, Verilog HDL
- [myDDS] - SCM and fpga of dds, microcontroller par
- [dds] - Using FPGA realize DDS, can be frequency
- [kongzhi] - Voice control procedures, the need for M
- [DDS1] - DDS signal generator, can produce a vari
- [wlgj] - Can easily obtain the ip and computer na
- [dds_good] - The use of DDS technology waveform gener
File list (Check if you may need any files):