UART Using FPGA to achieve the RS232 asynchronous

Title: UART

Category:
VHDL-FPGA-Verilog
Tags:
[Text]
File Size:
1.4kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
saibei007

Description: Using FPGA to achieve the RS232 asynchronous serial communication, the language used is VHDL, In addition, I also welcome the exchange of learning Verilog, according to RS232 asynchronous serial communication to the frame format, in the FPGA module used to send each frame format : the beginning of a bit+ 8-bit data bit+ 1 bit odd parity bit+ 1 bit stop bit, baud rate for 2400. By setting the baud rate can be calculated at the frequency coefficient, the specific algorithm for the sub-frequency coefficient X = CLK/(BOUND* 2).

Downloaders recently: [More information of uploader saibei007]

To Search: UART VHDL uart RS232 VHDL VHDL uart uart verilog uart vhdl asynchronous vhdl rs232 vhdl fpga vhdl rs232 fpga

[uart_verilog] - include UART port of VERILOG source, the
[codeofvhdl2006] - [ Classics design ] the VHDL source cod
[RS232-for-vdhl] - RS232 communications VHDL source code, S
[at91rm9200_sample-code] - at91rm9200 example code, including audio
[openATGPRS1] - WAVECOM developed GPRS wireless module E
[uart_transmitter] - Very good info. for RS-232 transmitter V
[uart(Verilog)] - RS232 verilog source code, if necessary
[uart_dout] - Full-duplex UART port communication prog
[uart] - VHDL language, full-featured serial modu
[uart] - UART prepared Verilog source code. Succe

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net