Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart Download
 Description: UART prepared Verilog source code. Successful test. Support string sent
 Downloaders recently: [More information of uploader novaa]
 To Search: uart verilog verilog Uart UART uart vhdl uart verilog code uart code verilog code verilog code for uart
  • [uart] - this a Uart source code using Verilog.
  • [S7_UART] - FPGA realization of the use of serial co
  • [uart] - This is the UART controller, has been ru
  • [UART_rec] - Verilog serial receive process, ACTEL Fu
  • [UART] - UART serial interface of the VHDL langua
  • [btm_communication] - Their own projects verilog UART procedur
  • [mini-uart] - Verilog implementation mini-uart, code F
  • [lab3] - verilog source code for uart design
File list (Check if you may need any files): 
uart
....\db
....\..\altsyncram_g1p3.tdf
....\..\cntr_02j.tdf
....\..\cntr_7ai.tdf
....\..\cntr_gui.tdf
....\..\cntr_sbi.tdf
....\..\decode_aoi.tdf
....\..\decode_rqf.tdf
....\..\mux_aoc.tdf
....\..\prev_cmp_uart.asm.qmsg
....\..\prev_cmp_uart.fit.qmsg
....\..\prev_cmp_uart.map.qmsg
....\..\prev_cmp_uart.merge.qmsg
....\..\prev_cmp_uart.qmsg
....\..\prev_cmp_uart.tan.qmsg
....\..\uart.analyze_file.qmsg
....\..\uart.asm.qmsg
....\..\uart.asm_labs.ddb
....\..\uart.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.atm
....\..\uart.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.dfp
....\..\uart.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.hdbx
....\..\uart.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.logdb
....\..\uart.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.atm
....\..\uart.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.hdbx
....\..\uart.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.kpt
....\..\uart.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.logdb
....\..\uart.cbx.xml
....\..\uart.cmp.bpm
....\..\uart.cmp.cdb
....\..\uart.cmp.ecobp
....\..\uart.cmp.hdb
....\..\uart.cmp.kpt
....\..\uart.cmp.logdb
....\..\uart.cmp.rdb
....\..\uart.cmp.tdb
....\..\uart.cmp0.ddb
....\..\uart.cmp2.ddb
....\..\uart.cmp_merge.kpt
....\..\uart.db_info
....\..\uart.eco.cdb
....\..\uart.fit.qmsg
....\..\uart.hier_info
....\..\uart.hif
....\..\uart.map.bpm
....\..\uart.map.cdb
....\..\uart.map.ecobp
....\..\uart.map.hdb
....\..\uart.map.kpt
....\..\uart.map.logdb
....\..\uart.map.qmsg
....\..\uart.map_bb.cdb
....\..\uart.map_bb.hdb
....\..\uart.map_bb.hdbx
....\..\uart.map_bb.kpt
....\..\uart.map_bb.logdb
....\..\uart.merge.qmsg
....\..\uart.pre_map.cdb
....\..\uart.pre_map.hdb
....\..\uart.psp
....\..\uart.root_partition.cmp.atm
....\..\uart.root_partition.cmp.dfp
....\..\uart.root_partition.cmp.hdbx
....\..\uart.root_partition.cmp.logdb
....\..\uart.root_partition.cmp.rcf
....\..\uart.root_partition.map.atm
....\..\uart.root_partition.map.hdbx
....\..\uart.root_partition.map.info
....\..\uart.rpp.qmsg
....\..\uart.rtlv.hdb
....\..\uart.rtlv_sg.cdb
....\..\uart.rtlv_sg_swap.cdb
....\..\uart.sgate.rvd
....\..\uart.sgate_sm.rvd
....\..\uart.sgdiff.cdb
....\..\uart.sgdiff.hdb
....\..\uart.signalprobe.cdb
....\..\uart.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.atm
....\..\uart.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.dfp
....\..\uart.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.hdbx
....\..\uart.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.logdb
....\..\uart.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.atm
....\..\uart.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.hdbx
....\..\uart.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.kpt
....\..\uart.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.logdb
....\..\uart.sld_design_entry.sci
....\..\uart.sld_design_entry_dsc.sci
....\..\uart.syn_hier_info
....\..\uart.tan.qmsg
....\..\uart.tis_db_list.ddb
....\lesson.v
....\lesson.v.bak
....\my_uart_rx.v
....\my_uart_rx.v.bak
....\my_uart_top.bsf
....\my_uart_top.v
....\my_uart_top.v.bak
....\my_uart_tx.v
....\my_uart_tx.v.bak
....\speed_select.v

CodeBus www.codebus.net